PI7C21P100NH PERICOM [Pericom Semiconductor Corporation], PI7C21P100NH Datasheet - Page 45

no-image

PI7C21P100NH

Manufacturer Part Number
PI7C21P100NH
Description
2-PORT PCI-X BRIDGE
Manufacturer
PERICOM [Pericom Semiconductor Corporation]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PI7C21P100NH
Manufacturer:
PHILIPS
Quantity:
186
Part Number:
PI7C21P100NHE
Manufacturer:
IDT
Quantity:
1 831
Part Number:
PI7C21P100NHE
Manufacturer:
PERICOM
Quantity:
20 000
8.1.12
8.1.13
8.1.14
8.1.15
8.1.16
8.1.17
LOWER MEMORY BASE ADDRESS REGISTER – OFFSET 10h
UPPER MEMORY BASE ADDRESS REGISTER – OFFSET 14h
PRIMARY BUS NUMBER REGISTER – OFFSET 18h
SECONDARY BUS NUMBER REGISTER – OFFSET 18h
SUBORDINATE BUS NUMBER REGISTER – OFFSET 18h
SECONDARY LATENCY TIMER REGISTER – OFFSET 18h
BIT
31:20
19:4
3
2:1
0
BIT
31:0
BIT
7:0
BIT
15:8
BIT
23:16
BIT
31:24
FUNCTION
Memory Base Address
Reserved
Prefetchable Indicator
Decoder Width
Decoder Type
FUNCTION
Upper Memory Base
Address
FUNCTION
Primary Bus Number
FUNCTION
Secondary Bus Number
FUNCTION
Subordinate Bus
Number
FUNCTION
Secondary Latency
Timer
TYPE
TYPE
TYPE
RW
TYPE
TYPE
TYPE
RW
RO
RO
RO
RO
RW
RW
RW
RW
Page 45 of 77
Records the bus number of the PCI segment that PI7C21P100 is
DESCRIPTION
Address bits[31:20] of the memory base address if BAR_EN is 1. If
BAR_EN is 0, then this register is reserved and returns zeros when
read.
Reserved. Returns 00h when read
Identifies the address range defined by this register is prefetchable.
Returns 1 when read
Indicates that this is the lower portion of a 64-bit register. Returns
10b when read.
Indicates that this register is a memory decoder. Returns 0 when
read.
DESCRIPTION
Address bits[63:32] of the memory base address if BAR_EN is 1. If
BAR_EN is 0, this register is reserved and returns zeros when read.
DESCRIPTION
connected to on the primary side.
Reset to 00h
DESCRIPTION
Records the bus number of the PCI segment that PI7C21P100 is
connected to on the secondary side.
Reset to 00h
DESCRIPTION
Records the highest bus number of the PCI segment that resides
behind PI7C21P100.
Reset to 00h
DESCRIPTION
Specifies the value of the secondary latency timer in PCI bus clock
units.
Reset to 00h in conventional PCI mode
Reset to 40h in PCI-X mode
ADVANCE INFORMATION
June 10, 2005 Revision 1.06
2-PORT PCI-X BRIDGE
PI7C21P100

Related parts for PI7C21P100NH