MC68HC705C Motorola, MC68HC705C Datasheet - Page 71
MC68HC705C
Manufacturer Part Number
MC68HC705C
Description
HCMOS Microcontroller Unit
Manufacturer
Motorola
Datasheet
1.MC68HC705C.pdf
(222 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
MC68HC705C4A
Manufacturer:
MOT
Quantity:
60
Company:
Part Number:
MC68HC705C4ACFN
Manufacturer:
MOT
Quantity:
5 510
Company:
Part Number:
MC68HC705C4ACP
Manufacturer:
SANYO
Quantity:
919
Part Number:
MC68HC705C8AC
Manufacturer:
MOTOROLA/摩托罗拉
Quantity:
20 000
Company:
Part Number:
MC68HC705C8ACFB
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC68HC705C8ACFB
Manufacturer:
MOTOROLA/摩托罗拉
Quantity:
20 000
Company:
Part Number:
MC68HC705C8ACFN
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC68HC705C8ACFN
Manufacturer:
MOTOROLA/摩托罗拉
Quantity:
20 000
6.3.4 Non-Programmable COP Watchdog in Stop Mode
6.4 Wait Mode
MC68HC705C8A — Rev. 2.0
MOTOROLA
NOTE:
The STOP instruction has these effects on the non-programmable COP
watchdog:
If the RESET pin brings the MCU out of stop mode, the COP watchdog
begins counting immediately. The reset function clears the COP counter
again after the 4064-t
If the IRQ pin brings the MCU out of stop mode, the COP watchdog
begins counting immediately. The IRQ function does not clear the
COP counter again after the 4064-t
Figure
If the clock monitor is enabled (CME = 1), the STOP instruction causes
it to time out and reset the MCU.
The WAIT instruction places the MCU in an intermediate power
consumption mode. All central processor unit (CPU) activity is
suspended, but the oscillator, capture/compare timer, SCI, and SPI
remain active. Any interrupt or reset brings the MCU out of wait mode.
See
The WAIT instruction has these effects on the CPU:
The WAIT instruction does not affect any other registers or I/O lines. The
capture/compare timer, SCI, and SPI can be enabled to allow a periodic
exit from wait mode.
•
•
•
•
Figure
Turns off the oscillator and the COP watchdog counter
Clears the COP watchdog counter
Clears the I bit in the condition code register, enabling interrupts
Stops the CPU clock, but allows the internal clock to drive the
capture/compare timer, SCI, and SPI
6-3.
6-1.
Low-Power Modes
CYC
clock stabilization delay.
CYC
clock stabilization delay. See
Low-Power Modes
Technical Data
Wait Mode
71