Z8S180 Zilog., Z8S180 Datasheet - Page 49
Z8S180
Manufacturer Part Number
Z8S180
Description
ENHANCED Z180 MICROPROCESSOR
Manufacturer
Zilog.
Datasheet
1.Z8S180.pdf
(326 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
Z8S18010FSCZ180
Manufacturer:
ZILOG
Quantity:
748
Company:
Part Number:
Z8S18010FSG
Manufacturer:
Zilog
Quantity:
426
Company:
Part Number:
Z8S18010PSG
Manufacturer:
Zilog
Quantity:
48
Company:
Part Number:
Z8S18010VEC
Manufacturer:
ZILOG
Quantity:
12 388
Company:
Part Number:
Z8S18010VSC
Manufacturer:
ZILOG
Quantity:
250
- Current page: 49 of 326
- Download datasheet (2Mb)
34
UM005001-ZMP0400
Z 8018x Fam il y
M PU Us e r M anual
•
SLEEP mode is exited in one of two ways as described below.
•
•
In case of NMI, SLEEP mode is exited and the CPU begins the normal
NMI interrupt response sequence.
In the case of all other interrupts, the interrupt response depends on the
state of the global interrupt enable flag IEF1 and the individual interrupt
source enable bit.
If the individual interrupt condition is disabled by the corresponding
enable bit, occurrence of that interrupt is ignored and the CPU remains in
the SLEEP mode.
Assuming the individual interrupt condition is enabled, the response to
that interrupt depends on the global interrupt enable flag (IEF1). If
interrupts are globally enabled (IEF1 is
interrupt occurs, SLEEP mode is exited and the appropriate normal
interrupt response sequence is executed.
If interrupts are globally disabled (IEF1 is
interrupt occurs, SLEEP mode is exited and instruction execution begins
with the instruction following the SLP instruction. This feature provides a
technique for synchronization with high speed external events without
incurring the latency imposed by an interrupt response sequence.
Figure 21 depicts SLEEP timing.
Data Bus, 3-state
RESET Exit from SLEEP mode. If the RESET input is held Low for
at least six clock cycles, it exits SLEEP mode and begins the normal
RESET sequence with execution starting at address (logical and
physical)
Interrupt Exit from SLEEP mode. The SLEEP mode is exited by
detection of an external (NMI, INT0, INT2) or internal (ASCI,
CSI/O, PRT) interrupt.
00000H
.
1
) and an individually enabled
0
) and an individually enabled
Related parts for Z8S180
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
40-Pin Low-Cost Digital Television Controller
Manufacturer:
Zilog.
Datasheet:
Part Number:
Description:
40-PIN LOW-COST DIGITAL TELEVISION CONTROLLER
Manufacturer:
Zilog.
Datasheet:
Part Number:
Description:
TELEVISION CONTROLLERS
Manufacturer:
Zilog.
Datasheet:
Part Number:
Description:
Z8 Digital Television Controllers
Manufacturer:
Zilog.
Datasheet:
Part Number:
Description:
DIGITAL TELEVISION CONTROLLER IN-CIRCUIT EMULATOR (ICE) DEVICE
Manufacturer:
Zilog.
Datasheet:
Part Number:
Description:
IPC INTELLIGENT PERIPHERAL CONTROLLER
Manufacturer:
Zilog.
Datasheet:
Part Number:
Description:
NMOS/CMOS Z80 PIO PARALLEL INPUT/OUTPUT
Manufacturer:
Zilog.
Datasheet:
Part Number:
Description:
NMOS/CMOS Z80 CTC COUNTER/TIMER CIRCUIT
Manufacturer:
Zilog.
Datasheet:
Part Number:
Description:
SERIAL INPUT/OUTPUT CONTROLLER
Manufacturer:
Zilog.
Datasheet:
Part Number:
Description:
DIGITAL TELEVISION CONTROLLER
Manufacturer:
Zilog.
Datasheet:
Part Number:
Description:
Digital Television Controller
Manufacturer:
Zilog.
Datasheet:
Part Number:
Description:
DIGITAL TELEVISION CONTROLLER
Manufacturer:
Zilog.
Datasheet:
Part Number:
Description:
DIGITAL TELEVISION CONTROLLER
Manufacturer:
Zilog.
Datasheet:
Part Number:
Description:
16-BIT DIGITAL SIGNAL PROCESSORS
Manufacturer:
Zilog.
Datasheet:
Part Number:
Description:
16-Bit Digital Signal Processors
Manufacturer:
Zilog.
Datasheet: