SC2200 NSC [National Semiconductor], SC2200 Datasheet - Page 271
SC2200
Manufacturer Part Number
SC2200
Description
Thin Client On a Chip
Manufacturer
NSC [National Semiconductor]
Datasheet
1.SC2200.pdf
(433 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
SC2200A-00
Manufacturer:
MAXIM/美信
Quantity:
20 000
Company:
Part Number:
SC2200A-00A00
Manufacturer:
MAXIM
Quantity:
15
Company:
Part Number:
SC2200UCL-266
Manufacturer:
NSC
Quantity:
5 510
Company:
Part Number:
SC2200UCL-266
Manufacturer:
AMD
Quantity:
648
Part Number:
SC2200UCL-266
Manufacturer:
NS/国半
Quantity:
20 000
Part Number:
SC2200UCL-266 D2
Manufacturer:
NS/国半
Quantity:
20 000
Company:
Part Number:
SC2200UFH-266
Manufacturer:
SIERRA
Quantity:
1 238
Company:
Part Number:
SC2200UFH-266
Manufacturer:
AMD
Quantity:
996
Part Number:
SC2200UFH-266
Manufacturer:
NS/国半
Quantity:
20 000
- Current page: 271 of 433
- Download datasheet (4Mb)
Revision 3.0
Core Logic Module
Offset 12h-13h
Note:
15:8
Bit
4
3
2
1
0
7
6
5
Table 5-38. F3BAR0+Memory Offset: XpressAUDIO Configuration Registers (Continued)
The bits in this register contain second level SMI status reporting. Top level is reported at F1BAR0+I/O Offset 00h/02h[1].
Reading this register does not clear the status bits. See F3BAR0+Memory Offset 10h.
Description
Audio Bus Master 2 SMI Status. Indicates if an SMI was caused by an event occurring on Audio Bus Master 2.
0: No.
1: Yes.
SMI generation is enabled when Audio Bus Master 2 is enabled (F3BAR0+Memory Offset 30h[0] = 1).
An SMI is then generated when the End of Page bit is set in the Audio Bus Master 2 SMI Status Register (F3BAR0+Memory
Offset 31h[0] = 1).
Audio Bus Master 1 SMI Status. Indicates if an SMI was caused by an event occurring on Audio Bus Master 1.
0: No.
1: Yes.
SMI generation is enabled when Audio Bus Master 1 is enabled (F3BAR0+Memory Offset 28h[0] = 1).
An SMI is then generated when the End of Page bit is set in the Audio Bus Master 1 SMI Status Register (F3BAR0+Memory
Offset 29h[0] = 1).
Audio Bus Master 0 SMI Status. Indicates if an SMI was caused by an event occurring on Audio Bus Master 0.
0: No.
1: Yes.
SMI generation is enabled when Audio Bus Master 0 is enabled (F3BAR0+Memory Offset 20h[0] = 1).
An SMI is then generated when the End of Page bit is set in the Audio Bus Master 0 SMI Status Register (F3BAR0+Memory
Offset 21h[0] = 1).
Codec Serial or GPIO Interrupt SMI Status. Indicates if an SMI was caused by a serial or GPIO interrupt from codec.
0: No.
1: Yes.
SMI generation enabling for codec serial interrupt: F3BAR0+Memory Offset 08h[23] = 1.
SMI generation enabling for codec GPIO interrupt: F3BAR0+Memory Offset 00h[30] = 1.
I/O Trap SMI Status. Indicates if an SMI was caused by an I/O trap.
0: No.
1: Yes.
The next level (third level) of SMI status reporting is at F3BAR0+Memory Offset 14h.
Reserved. Must be set to 0.
Audio Bus Master 5 SMI Status. Indicates if an SMI was caused by an event occurring on Audio Bus Master 5.
0: No.
1: Yes.
SMI generation is enabled when Audio Bus Master 5 is enabled (F3BAR0+Memory Offset 48h[0] = 1). An SMI is then gen-
erated when the End of Page bit is set in the SMI Status Register (F3BAR0+Memory Offset 49h[0] = 1). The End of Page bit
must be cleared before this bit can be cleared.
Audio Bus Master 4 SMI Status. Indicates if an SMI was caused by an event occurring on Audio Bus Master 4.
0: No.
1: Yes.
SMI generation is enabled when Audio Bus Master 4 is enabled (F3BAR0+Memory Offset 40h[0] = 1). An SMI is then gen-
erated when the End of Page bit is set in the SMI Status Register (F3BAR0+Memory Offset 41h[0] = 1). The End of Page bit
must be cleared before this bit can be cleared.
Audio Bus Master 3 SMI Status. Indicates if an SMI was caused by an event occurring on Audio Bus Master 3.
0: No.
1: Yes.
SMI generation is enabled when Audio Bus Master 3 is enabled (F3BAR0+Memory Offset 38h[0] = 1). An SMI is then gen-
erated when the End of Page bit is set in the SMI Status Register (F3BAR0+Memory Offset 39h[0] = 1). The End of Page bit
must be cleared before this bit can be cleared.
(Continued)
Second Level Audio SMI Status Mirror Register (RO)
271
Reset Value: 0000h
www.national.com
Related parts for SC2200
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
Sc Series Nema 1 Screw Cover Wall Mount
Manufacturer:
Automation Direct
Datasheet:
Part Number:
Description:
SC Strobes and PC Horn/Strobes
Manufacturer:
GAMEWELL-FCI [Gamewell-FCI by Honeywell]
Datasheet:
Part Number:
Description:
Thin SOT23 1A Load Step-Down DC-DC Regulator
Manufacturer:
NSC [National Semiconductor]
Datasheet:
Part Number:
Description:
TRI-STATE Dual Receiver
Manufacturer:
NSC [National Semiconductor]
Datasheet:
Part Number:
Description:
Hex MOS Drivers
Manufacturer:
NSC [National Semiconductor]
Datasheet:
Part Number:
Description:
Printer Solenoid Driver
Manufacturer:
NSC [National Semiconductor]
Datasheet:
Part Number:
Description:
Quad High Current Peripheral Driver
Manufacturer:
NSC [National Semiconductor]
Datasheet:
Part Number:
Description:
(RS-422/RS-423) Line Drivers with TRI-STATE Outputs
Manufacturer:
NSC [National Semiconductor]
Datasheet:
Part Number:
Description:
Multipoint RS485/RS422 Transceivers/Repeaters
Manufacturer:
NSC [National Semiconductor]
Datasheet:
Part Number:
Description:
Low Power EIA-RS-485 Transceiver with Sleep Mode
Manufacturer:
NSC [National Semiconductor]
Datasheet:
Part Number:
Description:
BTL Handshake Transceiver
Manufacturer:
NSC [National Semiconductor]
Datasheet:
Part Number:
Description:
Octal 80-Bit Static Shift Register
Manufacturer:
NSC [National Semiconductor]
Datasheet:
Part Number:
Description:
PUSH BUTTON PULSE DIALER CIRCUITS
Manufacturer:
NSC [National Semiconductor]
Datasheet:
Part Number:
Description:
Hex Schmitt Trigger with Extended Input Voltage
Manufacturer:
NSC [National Semiconductor]
Datasheet:
Part Number:
Description:
Microprocessor Real Time Clock
Manufacturer:
NSC [National Semiconductor]
Datasheet: