ort82g5 Lattice Semiconductor Corp., ort82g5 Datasheet - Page 59

• Manufacturer Part Number: ort82g5
• Description: Xaui And Fc Fpscs
• Manufacturer: Lattice Semiconductor Corp.

Lattice Semiconductor
Table 26. Embedded Memory Slice Core/FPGA Interface Signal Description
Memory Maps
Definition of Register Types
The SERDES blocks within the ORT42G5 and ORT82G5 cores have a set of status and control registers for SER-
DES operation. There is also other group of status and control registers which are implemented outside the SER-
DES, which are related to the SERDES and other functional blocks in the FPSC core. (Addresses for the control
and status registers for the FPGA portion of the device are detailed in the ORCA Series 4 FPGAs data sheet,
which also describes the functions of those registers).
ORT42G5 Memory Map
Each ORT42G5 SERDES block has two independent channels. Each channel is identified by both a quad identi-
fier, A or B, and a channel identifier, C or D. (This naming convention follows that of the ORT82G5.) The registers in
ORT42G5 are 8-bit memory locations, which can be classified into Status Register and Control Register.
Status Register
Read-only register to convey the status information of various operations within the FPSC core. An example is the
state of the XAUI link-state-machine.
Control Register
Read-write register to set up the control inputs that define the operation of the FPSC core.
Reserved addresses for the FPSC register blocks are shown in Table 29.
Table 27. Structural Register Elements
Table 28 details the memory map for the FPSC portion of the ORT42G5 device. In both Table 29 and Table 28, the
addresses are given as 18-bit hexadecimal (18’h) values. The address may be sourced either through the Micro-
Processor Interface or a User Master Interface. The MicroProcessor Interface (MPI) address bus is a 32-bit bus
Memory Slice Interface Signals
D_[A:B][35:0]
CKW_[A:B]
CSWA_[A:B]
CSWB_[A:B]
AW_[A:B][10:0]
BYTEWN_[A:B][3:0]
Q_[A:B][35:0]
CKR_[A:B]
CSR_[A:B]
AR_[A:B][10:0]
FPGA/Embedded Core
Interface Signal Name]
Address (0x)
30A0x
300xx
301xx
308xx
309xx
SERDES A, internal registers.
SERDES B, internal registers.
Channel A [C or D] registers (external to SERDES blocks).
Channel B [C or D] registers (external to SERDES blocks).
Global registers (external to SERDES blocks).
Input (I) to or
Output (O)
from Core
O
I
I
I
I
I
I
I
I
I
Data in—memory slice [A:B]
Write clock—memory slice [A:B].
Write chip select for SRAM A—memory slice [A:B].
Write chip select for SRAM B—memory slice [A:B].
Write address—memory slice [A:B].
Write control pins for byte-at-a-time write-memory slice [A:B].
Data out—memory slice [A:B].
Read clock—memory slice [A:B].
Read chip select—memory slice [A:B]. CSR_[A:B]= 0 selects SRAM A.
CSR_[A:B]= 1 selects SRAM B.
Read address—memory slice [A:B].
59
ORCA ORT42G5 and ORT82G5 Data Sheet
Description
Signal Description