ort82g5 Lattice Semiconductor Corp., ort82g5 Datasheet - Page 57

• Manufacturer Part Number: ort82g5
• Description: Xaui And Fc Fpscs
• Manufacturer: Lattice Semiconductor Corp.

Lattice Semiconductor
As mentioned earlier, both sections of a slice can be written independently / simultaneously, due to the indepen-
dent CSW per section.
The same signal illustration above applies to slice B by changing _A to _B.
SDRAM A and SDRAM B in Figure 34 refer to the built-in sections A and B of one EAC RAM slice.
These SDRAMS should not be confused with the FPGA SDRAMS, which are generated through Module Generator
in ispLEVER. The EAC SDRAMs are always built-in to the embedded core section of the ORT82G5/42G5 and their
pins are accessed through the EAC interface. In order for these pins to be available at the interface in the gener-
ated HDL models from ispLEVER, the “Use the Extra Memory in FPSC Core” checkbox needs to be checked in the
customization window (after hitting the "customize" button) in Module Generator, while generating the
ORT82G5/42G5 core HDL. These signals will not otherwise show in the interface model.
Figure 35 and Figure 36 show, per slice, timing diagrams for both write and read accesses. These figures do not
include the _x section, which refers to either slice A or B, even though this is implied. Signal names and functions
are summarized in Table 26 and follow the general ORCA Series 4 naming conventions.
Figure 34. Block Diagram, Embedded Core Memory Slice
Write Selects
Read Selects
RAM Block
Side A /
Side B
FPGA
Logic
Note: x=[A,B] Slice Identifier
Q_x[35:0]
CKR_x
CSR_x
AR_x[10:0]
D_x[35:0]
CKW_x
CSWA_x
CSWB_x
AW_x[10:0]
BYTEWN_x[3]
BYTEWN_x[2]
BYTEWN_x[1]
BYTEWN_x[0]
57
36
11
11
36
ORCA ORT42G5 and ORT82G5 Data Sheet
BW[35,31:24]
BW[34,23:16]
BW[33,15:8]
BW[32,7:0]
2K x 36 Memory
Parity
Write Ports
(SRAM A)
Read Ports
Data
Memory Slice
4K x 36
(1 of 2)
2K x 36 Memory
(SRAM B)