emc643sp16ak Emlsi Inc., emc643sp16ak Datasheet - Page 49

no-image

emc643sp16ak

Manufacturer Part Number
emc643sp16ak
Description
4mx16 Bit Cellularram Ad-mux
Manufacturer
Emlsi Inc.
Datasheet
Figure 36: Asynchronous WRITE Followed by Burst READ
Note:
1. Nondefault BCR settings for asynchronous WRITE, with ADV# LOW, followed by burst READ: fixed or variable latency, latency code 2 (3 clocks),
2. When the device is transitioning between asynchronous and variable-latency burst operations, CE# must go HIGH. CE# can stay LOW when the
WAIT active LOW, WAIT asserted during delay.
device is transitioning to fixed-latency burst READs. A refresh opportunity must be provided every
either of the following two conditions: a) clocked CE# HIGH, or b) CE# HIGH for longer than 15ns.
A/DQ[15:0]
UB#/LB#
A[21:16]
ADV#
WAIT
WE#
CLK
OE#
CE#
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
IH
IL
OH
OL
IH
IL
IH
IL
IH
IL
IH
IL
IH
IL
IH
IL
IH
IL
Valid Address
Valid Address
t
t
AS
AS
t
t
t
AVS
AVS
CW
t
VP
t
t
AVH
AVH
t
BW
t
WP
t
WC
t
DW
Data
t
DH
Note 2
t
CBPH
49
Valid Address
Valid Address
t
t
t
t
t
t
SP
SP
CSP
SP
KHTL
SP
t
SP
t
t
HD
t
CEM. A refresh opportunity is satisfied by
t
t
HD
HD
t
CLK
HD
V
V
OH
OL
t
BOE
t
ACLK
4Mx16 CellularRAM AD-MUX
Output
Valid
Don’t Care
EMC643SP16AK
Output
t
Valid
KOH
Output
Valid
Output
Valid
Undefined
High-Z
t
HD
t
OHZ

Related parts for emc643sp16ak