s71ws512ne0bfwzz Meet Spansion Inc., s71ws512ne0bfwzz Datasheet - Page 70

• Manufacturer Part Number: s71ws512ne0bfwzz
• Description: Stacked Multi-chip Product Mcp Flash Memoy And Psram Cmos 1.8 Volt, Simultaneous Operation, Burst Mode Flash Memory And Pseudo-static Ram
• Manufacturer: Meet Spansion Inc.

70
RDY: Ready
DQ6: Toggle Bit I
The RDY is a dedicated output, controlled by CE#, that indicates the number of
clock cycles in the system should write before expecting valid data. When the de-
vice is configured in the Synchronous mode and RDY is at logic low, the system
should wait 1 clock cycle before expecting the next word of data. Using the RDY
Configuration Command Sequence, RDY can be set so that a logic low indicates
the system should wait 2 clock cycles before expecting valid data.
The RDY output is at logic low if the frequency is greater than 66 MHZ during the
initial access in burst mode and at the boundary crossing that occurs every 128
words beginning with address 7Fh.
Toggle Bit I on DQ6 indicates whether an Embedded Program or Erase algorithm
is in progress or complete, or whether the device has entered the Erase Suspend
mode. Toggle Bit I may be read at any address in the same bank, and is valid
after the rising edge of the final WE# pulse in the command sequence (prior to
the program or erase operation), and during the sector erase time-out.
During an Embedded Program or Erase algorithm operation, successive read cy-
cles to any address cause DQ6 to toggle. When the operation is complete, DQ6
stops toggling.
After an erase command sequence is written, if all sectors selected for erasing
are protected, DQ6 toggles for approximately 100 µs, then returns to reading
S29WSxxxN MirrorBit™ Flash Family For Multi-chip Products (MCP) S71WS512NE0BFWZZ_00_ A1 June 28, 2004
Figure 5. Data# Polling Algorithm
No
A d v a n c e
Read DQ7–DQ0
Read DQ7–DQ0
DQ7 = Data?
DQ7 = Data?
Addr = VA
Addr = VA
DQ5 = 1?
START
FAIL
No
Yes
No
Yes
Yes
I n f o r m a t i o n
PASS