s71ws512ne0bfwzz Meet Spansion Inc., s71ws512ne0bfwzz Datasheet - Page 141

• Manufacturer Part Number: s71ws512ne0bfwzz
• Description: Stacked Multi-chip Product Mcp Flash Memoy And Psram Cmos 1.8 Volt, Simultaneous Operation, Burst Mode Flash Memory And Pseudo-static Ram
• Manufacturer: Meet Spansion Inc.

TIMING DIAGRAMS (Continued)
Notes
June 28, 2004 S71WS512NE0BFWZZ_00_A1
Configuration Register Set Timing #2 (Synchronous Operation)
ADDRESS
ADV#
CE#1
OE#
CLK
WE#
LB#, UB#
DQ
*1: The all address inputs must be High from Cycle #1 to #5.
*2: The address key must confirm the format specified in FUNCTIONAL DESCRIPTION. If not, the operation
*3: After t
and data are not guaranteed.
operation.
MSB
RL
t
Cycle#1
RCB
TRB
RDa
following Cycle #6, the Configuration Register Set is completed and returned to the normal
t
TRB
MSB
RL-1
t
Cycle#2
WCB
P r e l i m i n a r y
RDa
t
TRB
MSB
RL-1
t
Cycle#3
128Mb pSRAM
WCB
RDa
t
TRB
MSB
RL-1
t
Cycle#4
WCB
X
t
TRB
MSB
RL-1
t
Cycle#5
WCB
X
t
TRB
Key
RL
t
Cycle#6
RCB
RDb
t
TRB
141