zl50407 Zarlink Semiconductor, zl50407 Datasheet - Page 78

no-image

zl50407

Manufacturer Part Number
zl50407
Description
Lightly Managed/unmanaged 8-port 10/100m + 1-port 10/100/1000m Ethernet Switch
Manufacturer
Zarlink Semiconductor
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
zl50407GD
Manufacturer:
ZARLINK
Quantity:
340
The default setting of AGETIME_LOW/HIGH provides 300 seconds aging time. Aging time is based on the
following equation:
{AGETIME_HIGH,AGETIME_LOW} X (# of MAC entries in the memory X 800 µsec). Number of MAC entries = 4 K.
13.3.5.3
CPU Address:h403
Accessed by CPU (R/W)
Note: ECR2[2] enable/disable learning for each port.
13.3.6
13.3.6.1
I²C Address h04B; CPU Address:h500
Accessed by CPU and I
(Group 5 Address) Buffer Control/QOS Group
Bit [0]:
Bit [1]:
Bit [2]:
Bit [3]:
Bit [4]:
Bit [5]
Bit [6]:
Bit [7]:
Bit [0]:
SE_OPMODE – Search Engine Operation Mode
QOSC – QOS Control
2
C (R/W)
Reserved. Must be 0.
Protocol filtering mode
0 – Inclusive (Default)
1 – Exclusive
Report control
1 – Disable report MAC address deletion
0 – Report MAC address deletion (MAC address is deleted from MCT after
aging time) (Default)
Delete Control
1 – Disable aging logic from removing MAC during aging
0 – MAC address entry is removed when it is old enough to be aged (Default)
However, a report is still sent to the CPU in both cases, when bit [2] = 0
Reserved. Must be 0.
1 - Report ARP packet to CPU
0 - No ARP packet reporting (Default)
Disable MCT speed-up aging
1 – Disable speed-up aging when MCT resource is low.
0 – Enable speed-up aging when MCT resource is low. (Default)
Slow Learning
1– Enable slow learning. Learning is temporary disabled when search
demand is high
0 – Learning is performed independent of search demand (Default)
Enable TX rate control (on RMAC ports only)
1 – Enable
0 – Disable (Default)
Zarlink Semiconductor Inc.
ZL50407
78
Data Sheet

Related parts for zl50407