zl50407 Zarlink Semiconductor, zl50407 Datasheet - Page 44

• Manufacturer Part Number: zl50407
• Description: Lightly Managed/unmanaged 8-port 10/100m + 1-port 10/100/1000m Ethernet Switch
• Manufacturer: Zarlink Semiconductor

11.2.2
SCL is used for the I2C interface and clocks data on SDA. It is generated by the device from M_CLK and is equal
to 50kHz (M_CLK/1000). If a different speed clock other than 50MHz is used on M_CLK, the USD register must be
programmed to reset SCL.
11.2.3
If the RMAC ports are configured in Reverse MII mode, TXCLK and RXCLK are generated from M_CLK and are
equal to M_CLK/2 for 100M mode or M_CLK/20 for 10M mode. M_CLK needs to be a 50 MHz clock in this mode.
If the RMAC ports are configured in Reverse GPSI mode, TXCLK and RXCLK are generated from M_CLK and are
equal to M_CLK/2 for 10M mode. M_CLK needs to be a 20 MHz clock in this mode and USD must be programmed
accordingly.
The gigabit port generates an external TXCLK interface clock in GMII mode. It is equal to the 125 MHz GREF_CLK.
If the GMAC port is configured in Reverse MII mode, RXCLK is generated from GREF_CLK and is equal to
GREF_CLK/2 for 100M mode (no support for 10M Reverse MII mode). GREF_CLK needs to be a 50 MHz clock in
this mode.
12.0
12.1
ZL50407 hardware provides a full set of statistics counters for each Ethernet port. The CPU accesses these
counters through the CPU interface. All hardware counters are rollover counters. When a counter rolls over, the
CPU is interrupted, so that long-term statistics may be kept. The MAC detects all statistics, except for the delay
exceed discard counter (detected by buffer manager) and the filtering counter (detected by queue manager). The
following is the wrapped signal sent to the CPU through the command block.
63
Other Status Bits
Hardware Statistics Counters List
Hardware Statistics Counters
B[0]
B[1]
B[2]
B[3]
B[4]
B[5]
B[6]
B[7]
B[8]
B9]
B[10]
SCL
Ethernet Interface Clocks
0-d
1-L
1-U
2-I
2-u
3-d
4-d
5-d
6-L
6-U
7-l
30
29
Status Wrapped Signal
Bytes Sent (D)
Unicast Frame Sent
Frame Send Fail
Flow Control Frames Sent
Non-Unicast Frames Sent
Bytes Received (Good and Bad) (D)
Frames Received (Good and Bad) (D)
Total Bytes Received (D)
Total Frames Received
Flow Control Frames Received
Multicast Frames Received
Zarlink Semiconductor Inc.
ZL50407
44
Data Sheet
0