ia186es Innovasic Semiconductor Inc., ia186es Datasheet - Page 54

no-image

ia186es

Manufacturer Part Number
ia186es
Description
8-bit/16-bit Microcontrollers
Manufacturer
Innovasic Semiconductor Inc.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ia186es-PQF100I-R-03
Manufacturer:
INNOVASIC
Quantity:
1 704
Part Number:
ia186es-PQF100I-R-03
Manufacturer:
Innovasic Semiconductor
Quantity:
10 000
Company:
Part Number:
ia186es-PQF100I-R-03
Quantity:
11
Part Number:
ia186es-PTQ100I-R-03
Manufacturer:
TOSHIBA
Quantity:
53
Part Number:
ia186es-PTQ100I-R-03
Manufacturer:
Innovasic Semiconductor
Quantity:
10 000
Part Number:
ia186esPQF100IR03
Manufacturer:
ADI/亚德诺
Quantity:
20 000
IA186ES/IA188ES
8-Bit/16-Bit Microcontrollers
With the exception of int0, the seven external maskable interrupt request pins are
multifunctional. One function is for direct-interrupt requests. The int6 and int5 are edge-
triggered. The int4–int0 may be either level- or edge-triggered.
When configured in cascade mode, int1 and int0 interface with an external 82C59A-type
interrupt controller. When int0 is configured for cascade mode, the function of int2 is
automatically switched to its inta0_n role. Similarly, when int1 is configured for cascade mode,
int3 is switched to its inta1_n role. An external 82C59A-compatible interrupt controller may be
used as the system master by programming the internal interrupt controller to slave mode, but
int6–int4 cannot be used.
Although other interrupts are disabled when another is accepted, these may be re-enabled by
setting the Interrupt Enable Flag (IF) in the Processor Status Flags register during the Interrupt
Service Routine (ISR). Setting IF permits interrupts of equal or greater priority to interrupt the
currently running ISR.
Further interrupts from the same source will be blocked until the corresponding bit in the In-
Service (INSERV) register is cleared. When set to 1, the Special Fully Nested mode (SFNM) is
invoked for int0 and int1 in the INT0 and INT1 Control registers, respectively. In this mode, a
new interrupt may be generated by these sources regardless of the in-service bit. The following
table shows the priorities of the interrupts at POR.
4.17
Table 14 presents interrupt names, types, vector table address, End-of-Interrupt (EOI) type,
overall priority, and related instructions.
Table 14. Interrupt Types
Divide Error Exception
Trace Interrupt
Non-maskable Interrupt (NMI)
Breakpoint Interrupt
INT0 Detected Overflow Exception
Array Bounds Exception
Unused Opcode Exception
ESC Opcode Exception
Timer0 Interrupt
Timer1 Interrupt
Interrupt Types
Interrupt Name
b
d,e
d,e
a
®
a
a,b
a
a
b
UNCONTROLLED WHEN PRINTED OR COPIED
Interrupt
Type
00h
01h
02h
03h
04h
05h
06h
07h
08h
12h
Page 54 of 154
IA211050902-15
Address
Vector
Table
00h
04h
08h
10h
14h
18h
20h
48h
0ch
1ch
Type
EOI
08h
08h
NA
NA
NA
NA
NA
NA
NA
NA
Overall
Priority
1A
1B
2A
2B
1
1
1
1
1
1
December 24, 2008
http://www.Innovasic.com
Customer Support:
DIV, IDIV
All
INT3
INT0
BOUND
Undefined
Opcodes
ESC Opcodes
Instructions
Data Sheet
1-888-824-4184
Related

Related parts for ia186es