ia186es Innovasic Semiconductor Inc., ia186es Datasheet - Page 102

no-image

ia186es

Manufacturer Part Number
ia186es
Description
8-bit/16-bit Microcontrollers
Manufacturer
Innovasic Semiconductor Inc.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ia186es-PQF100I-R-03
Manufacturer:
INNOVASIC
Quantity:
1 704
Part Number:
ia186es-PQF100I-R-03
Manufacturer:
Innovasic Semiconductor
Quantity:
10 000
Company:
Part Number:
ia186es-PQF100I-R-03
Quantity:
11
Part Number:
ia186es-PTQ100I-R-03
Manufacturer:
TOSHIBA
Quantity:
53
Part Number:
ia186es-PTQ100I-R-03
Manufacturer:
Innovasic Semiconductor
Quantity:
10 000
Part Number:
ia186esPQF100IR03
Manufacturer:
ADI/亚德诺
Quantity:
20 000
IA186ES/IA188ES
8-Bit/16-Bit Microcontrollers
Table 67. In-Service Register (Master Mode)
5.1.47 INSERV (02ch) (Slave Mode)
This read-only register results in the status of interrupt request bits being presented to the
interrupt controller. The status of these bits is available when this register is read. This register
is read-only.
When an internal interrupt request (D1/I6, D0/I5, TMR2, TMR1, and TMR0) occurs, the
respective bit is set to 1. The internally generated interrupt acknowledge resets these bits. The
REQST register contains 0000h on reset (see Table 68).
Table 68. In-Service Register (Slave Mode)
15
15
14
14
Reserved
Bits [15–11]—Reserved.
Bit [10]—SP0 Serial Port 0 Interrupt Request → This is the Serial Port 0 interrupt state.
Bit [9]—SP1 Serial Port 1 Interrupt Request → This is the Serial Port 1 interrupt state.
Bits [8–4]—I [4–0] Interrupt Requests → When any of these bits is set to 1, it indicates
that the relevant interrupt has a pending interrupt.
Bit [3]—D1/I6 DMA Channel 1/Interrupt 6 Request → When set to 1, it indicates that
either the DMA channel 1 or int6 has a pending interrupt.
Bit [2]—D0/I5 DMA Channel 0/Interrupt 5 Request → When set to 1 it indicates that
either the DMA channel 0 or int5 has a pending interrupt.
Bit [1]—Reserved.
Bit [0]—TMR Timer Interrupt Request → This is the timer interrupt state and is the
logical OR of the timer interrupt requests. When set to 1, it indicates that the timer
control unit has a pending interrupt.
Bits [15–6]—Reserved.
Bit [5]—TMR2 Timer2 Interrupt In Service → Timer2 is being serviced when this bit is
set to 1.
13
13
12
12
Reserved
11
11
®
SP0
10
10
9
SP1
9
8
7
I4
8
UNCONTROLLED WHEN PRINTED OR COPIED
6
I3
7
TMR2
Page 102 of 154
I2
6
5
IA211050902-15
I1
5
TMR1
IO
4
4
D1/I6
D1/I6
3
3
D0/I5
D0/I5
2
2
Res
1
Res
1
December 24, 2008
http://www.Innovasic.com
TMR
TMR0
0
0
Customer Support:
Data Sheet
1-888-824-4184

Related parts for ia186es