isppac10 Lattice Semiconductor Corp., isppac10 Datasheet - Page 30

no-image

isppac10

Manufacturer Part Number
isppac10
Description
In-system Programmable Analog Circuit
Manufacturer
Lattice Semiconductor Corp.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ISPPAC10
Quantity:
15
Part Number:
isppac10-01SI
Manufacturer:
LATTICE
Quantity:
8 000
Part Number:
isppac10-01SI
Manufacturer:
LATTICE
Quantity:
20 000
Lattice Semiconductor
Signal Descriptions
TMS
TCK
TDI
TDO
TOE
GOE0, GOE1
RESETB
xyzz
GND
NC
V
GCLK0, GCLK3
GCLK1, GCLK2
CLK_OUT0,
CLK_OUT1
PLL_RST0,
PLL_RST1
VREF0, VREF1,
VREF2, VREF3
PLL_FBK0,
PLL_FBK1
V
V
V
GNDP0, GNDP1
V
Note: For above, signal CLK_OUT0 connects to PLL0, and signal CLK_OUT1 connects to PLL1.
CC
CCP0
CCO0
CCO3
CCJ
Signal Names
(e.g. 0A16)
, V
, V
CCP1
CCO1
, V
CCO2
,
Input - This pin is the Test Mode Select input, which is used to control the 1149.1 state machine.
Input - This pin is the Test Clock input pin, used to clock the 1149.1 state machine.
Input - This pin is the 1149.1 Test Data In pin, used to load data.
Output - This pin is the 1149.1 Test Data Out pin used to shift data out.
Input - Test Output Enable pin. TOE tristates all I/O pins when a logic low is driven.
Input - These two pins are the Global Output Enable input pins.
Dedicated Reset Input - This pin resets all registers in the devices. The global polarity (active high or
low input) for this pin is selectable.
Input/Output - These are the general purpose I/O used by the logic array.
(numeric),
x
x
y
z
Ground
No connect
Vcc - These are the power supply pins for the logic core.
Input - These pins are configured to be either dedicated CLK input or PLL input.
Input - These pins are dedicated CLK input.
Output - These pins are the PLL output pins.
Input - These pins are for resetting the PLL, input clock (M) divider.
Input - These are the reference supplies for the I/O banks.
Input - These PLL feedback inputs allow optional external PLL feedback.
V
V
GND - These are the separate ground connections for the PLLs.
V
: 0-7 (1024)
: 0-5 (768)
: A-D
: 0-31
CC
CC
CC
- These are the V
- These are the V
- This pin is for the 1149.1 test access port.
y
is GLB reference (alpha) and
CC
CC
supplies for the PLLs.
supplies for each I/O bank.
30
z
Description
is macrocell reference (numeric).
ispMACH 5000VG Family Data Sheet
x
is segment reference

Related parts for isppac10