isppac10 Lattice Semiconductor Corp., isppac10 Datasheet - Page 16

no-image

isppac10

Manufacturer Part Number
isppac10
Description
In-system Programmable Analog Circuit
Manufacturer
Lattice Semiconductor Corp.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ISPPAC10
Quantity:
15
Part Number:
isppac10-01SI
Manufacturer:
LATTICE
Quantity:
8 000
Part Number:
isppac10-01SI
Manufacturer:
LATTICE
Quantity:
20 000
Lattice Semiconductor
ispMACH 5768VG External Switching Characteristics
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
f
f
f
1. Timing numbers are based on default LVCMOS 3.3 I/O Buffers. Use timing adjusters provided to calculate timing for other standards.
2. Measured using standard switching circuit, assuming segment and global routing loading of 1, worst case PTSA loading and 1 output
3. Pulse widths and clock widths less than minimum will cause unknown behavior.
4. Standard 16-bit counter using SRP feedback.
PD
PD_PTSA
PD_GLOBAL
S
S_PTSA
SIR
H
H_PTSA
HIR
CO
R
RW
LPTOE/DIS
SPTOE/DIS
GOE/DIS
CW
GW
WIR
SKEW
MAX
MAX
MAX
Parameter
switching.
4
(Ext.)
(Tog.)
Data propagation delay, 5-PT bypass
Data propagation delay, intrasegment path
Data propagation delay, intersegment path
GLB register setup time before clock,
5-PT bypass
GLB register setup time before clock
GLB register setup time before clock, input
register path
GLB register hold time before clock, 5-PT
bypass
GLB register hold time before clock
GLB register hold time before clock, input
reg. path
GLB register clock-to-output delay
External reset pin to output delay
External reset pulse duration
Input to output local product term output
enable/disable
Input to output segment product term
output enable/disable
Global OE input to output enable/disable
Global clock width, high or low
Global gate width low (for low transparent)
or high (for high transparent)
Input register clock width, high or low
Clock-to-out skew, block level
Clock-to-out skew, segment level
Clock frequency with internal feedback
Clock frequency with external feedback,
1/ (t
Clock frequency max Toggle
S_PTSA
+ t
Description
CO
)
Over Recommended Operating Conditions
1,2,3
178.6
135.1
312.5
Min
3.0
3.0
2.8
0.0
0.0
0.0
4.0
1.6
1.8
1.8
16
-5
Max
0.25
6.0
6.5
5.0
4.4
6.5
7.0
8.0
6.2
0.4
117.0
181.0
ispMACH 5000VG Family Data Sheet
2.75
2.75
2.75
90.9
Min
5.0
6.0
3.0
0.0
0.0
0.0
6.0
-75
11.25
9.75
Max
9.75
0.35
7.5
9.0
5.0
9.0
7.5
0.5
138.0
87.0
69.0
Min
7.5
8.5
4.0
0.0
0.0
0.0
8.0
3.6
3.6
3.6
-10
Max
10.0
11.5
13.0
10.0
11.5
17.5
8.85
0.45
6.0
0.6
116.0
10.0
73.0
58.8
Min
9.3
5.0
0.0
0.0
0.0
9.5
4.3
4.3
4.3
-12
Max
12.0
13.5
16.0
10.9
13.4
20.4
10.0
0.55
7.0
0.7
Timing v.1.20
Units
MHz
MHz
MHz
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns

Related parts for isppac10