mm912f634 Freescale Semiconductor, Inc, mm912f634 Datasheet - Page 93

no-image

mm912f634

Manufacturer Part Number
mm912f634
Description
Mm912f634 - Integrated S12 Based Relay Driver With Lin
Manufacturer
Freescale Semiconductor, Inc
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
mm912f634BV1AE
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mm912f634BV1AER2
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mm912f634CV1AE
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mm912f634CV1AE/DV1AE
Manufacturer:
FREESCALE
Quantity:
2 000
Part Number:
mm912f634CV1AE/DV1AE
Manufacturer:
FREESCALE
Quantity:
2 000
Part Number:
mm912f634DV1AE
Manufacturer:
FREESCALE
Quantity:
20 000
Note:
Table 117. PWM Scale B Register (PWMSCLB)
Functional Description and Application Information
4.13.3.5
Each channel has a dedicated 8-bit up/down counter, which runs at the rate of the selected clock source. The counter can be
read at any time without affecting the count or the operation of the PWM channel. In left aligned output mode, the counter counts
from 0 to the value in the period register - 1. In center aligned output mode, the counter counts from 0 up to the value in the period
register and then back down to 0.
Any value written to the counter causes the counter to reset to $00, the counter direction to be set to up, the immediate load of
both duty and period registers with values from the buffers, and the output to change according to the polarity bit. The counter is
also cleared at the end of the effective period (see
Aligned Outputs"”
a channel becomes enabled (PWMEx = 1), the associated PWM counter starts at the count in the PWMCNTx register. For more
detailed information on the operation of the counters, see
Table 118. PWM Channel Counter Registers (PWMCNTx)
Freescale Semiconductor
Note:
Offset
84.
Reset
Offset
83.
Reset
W
R
W
R
Offset related to 0x0200 for blocking access and 0x300 for non blocking access within the global address space.
(84)
(83)
Offset related to 0x0200 for blocking access and 0x300 for non blocking access within the global address space.
0x64/0x65
0x63
Bit 7
Bit 7
0
0
7
PWM Channel Counter Registers (PWMCNTx)
0
7
Writing to the counter while the channel is enabled can cause an irregular PWM cycle to
occur.
for more details). When the channel is disabled (PWMEx = 0), the PWMCNTx register does not count. When
0
0
6
6
0
6
6
5
0
0
5
0
5
5
Section 4.13.4.2.5, “Left Aligned Outputs"”
Section 4.13.4.2.4, “PWM Timer
NOTE
4
0
0
4
0
4
4
0
0
3
3
0
3
3
0
0
2
2
2
0
2
Counters"”.
PWM Control Module (PWM8B2C)
and
Section 4.13.4.2.6, “Center
0
0
1
1
1
0
1
Access: User read/write
Access: User read/write
MM912F634
Bit 0
Bit 0
0
0
0
0
0
93

Related parts for mm912f634