mc9s12q128 Freescale Semiconductor, Inc, mc9s12q128 Datasheet - Page 288

no-image

mc9s12q128

Manufacturer Part Number
mc9s12q128
Description
Hcs12 Microcontrollers
Manufacturer
Freescale Semiconductor, Inc
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC9S12Q128
Manufacturer:
FREESCALE
Quantity:
4 000
Part Number:
mc9s12q128CFU
Manufacturer:
FREESCALE
Quantity:
5
Part Number:
mc9s12q128CPBE16
Manufacturer:
FREESCAL
Quantity:
372
Part Number:
mc9s12q128MFAE8
Manufacturer:
FREESCALE
Quantity:
2 000
Part Number:
mc9s12q128MFAE8
Manufacturer:
FREESCALE
Quantity:
2 000
Part Number:
mc9s12q128MFUE16
Manufacturer:
MOTOROLA
Quantity:
591
Part Number:
mc9s12q128MFUE16
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
mc9s12q128MPBE16
Manufacturer:
FREESCALE
Quantity:
2 000
Part Number:
mc9s12q128MPBE16
Manufacturer:
FREESCALE
Quantity:
2 000
Part Number:
mc9s12q128VFAE16
Manufacturer:
FREESCALE
Quantity:
2 000
Company:
Part Number:
mc9s12q128VFAE1H
Quantity:
172
Part Number:
mc9s12q128VFU16
Manufacturer:
FREESCALE
Quantity:
1 831
Chapter 10 Freescale’s Scalable Controller Area Network (S12MSCANV2)
10.1.2
10.1.3
The basic features of the MSCAN are as follows:
1. Depending on the actual bit timing and the clock jitter of the PLL.
288
Wake-Up Interrupt Req.
Transmit Interrupt Req.
Receive Interrupt Req.
Errors Interrupt Req.
Implementation of the CAN protocol — Version 2.0A/B
— Standard and extended data frames
— Zero to eight bytes data length
— Programmable bit rate up to 1 Mbps
— Support for remote frames
Five receive buffers with FIFO storage scheme
Three transmit buffers with internal prioritization using a “local priority” concept
Flexible maskable identifier filter supports two full-size (32-bit) extended identifier filters, or four
16-bit filters, or eight 8-bit filters
Programmable wakeup functionality with integrated low-pass filter
Programmable loopback mode supports self-test operation
Programmable listen-only mode for monitoring of CAN bus
Separate signalling and interrupt capabilities for all CAN receiver and transmitter error states
(warning, error passive, bus-off)
Programmable MSCAN clock source either bus clock or oscillator clock
Internal timer for time-stamping of received and transmitted messages
Three low-power modes: sleep, power down, and MSCAN enable
Global initialization of configuration registers
Oscillator Clock
Block Diagram
Features
Bus Clock
MSCAN
Figure 10-1. MSCAN Block Diagram
MUX
Configuration
CANCLK
Registers
Control
Status
and
MC9S12Q128
1
Rev 1.09
Presc.
Tq Clk
Wake-Up
Low Pass Filter
Message
Buffering
Receive/
Transmit
Filtering
Engine
and
Freescale Semiconductor
RXCAN
TXCAN

Related parts for mc9s12q128