lpc1778 NXP Semiconductors, lpc1778 Datasheet - Page 71
![no-image](/images/manufacturer_photos/0/4/487/nxp_semiconductors_sml.jpg)
lpc1778
Manufacturer Part Number
lpc1778
Description
32-bit Arm Cortex-m3 Microcontroller; Up To 512 Kb Flash And 96 Kb Sram; Usb Device/host/otg; Ethernet; Lcd; Emc
Manufacturer
NXP Semiconductors
Datasheet
1.LPC1778.pdf
(112 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
lpc1778FBD
Manufacturer:
NXP
Quantity:
20
Company:
Part Number:
lpc1778FBD144
Manufacturer:
TI
Quantity:
26
Part Number:
lpc1778FBD144
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
lpc1778FBD144,551
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Company:
Part Number:
lpc1778FBD208
Manufacturer:
AIMTEC
Quantity:
1 200
Part Number:
lpc1778FBD208
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Company:
Part Number:
lpc1778FBD208,551
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Company:
Part Number:
lpc1778FET180
Manufacturer:
NXP
Quantity:
201
Company:
Part Number:
lpc1778FET208
Manufacturer:
NXP
Quantity:
201
Company:
Part Number:
lpc1778FET208,551
Manufacturer:
NXP Semiconductors
Quantity:
10 000
NXP Semiconductors
LPC178x_7x
Objective data sheet
7.33.5 AHB multilayer matrix
7.33.6 External interrupt inputs
7.33.7 Memory mapping control
7.34 Emulation and debugging
The LPC178x/7x use an AHB multilayer matrix. This matrix connects the instruction
(I-code) and data (D-code) CPU buses of the ARM Cortex-M3 to the flash memory, the
main (32 kB) static RAM, and the Boot ROM. The GPDMA can also access all of these
memories. Additionally, the matrix connects the CPU system bus and all of the DMA
controllers to the various peripheral functions.
The LPC178x/7x include up to 30 edge sensitive interrupt inputs combined with one level
sensitive external interrupt input as selectable pin function. The external interrupt input
can optionally be used to wake up the processor from Power-down mode.
The Cortex-M3 incorporates a mechanism that allows remapping the interrupt vector table
to alternate locations in the memory map. This is controlled via the Vector Table Offset
Register contained in the NVIC.
The vector table may be located anywhere within the bottom 1 GB of Cortex-M3 address
space. The vector table must be located on a 128 word (512 byte) boundary because the
NVIC on the LPC178x/7x is configured for 128 total interrupts.
Debug and trace functions are integrated into the ARM Cortex-M3. Serial wire debug and
trace functions are supported in addition to a standard JTAG debug and parallel trace
functions. The ARM Cortex-M3 is configured to support up to eight breakpoints and four
watch points.
All information provided in this document is subject to legal disclaimers.
Rev. 00.04 — 8 July 2010
32-bit ARM Cortex-M3 microcontroller
LPC178x/7x
© NXP B.V. 2010. All rights reserved.
71 of 112