lpc1778 NXP Semiconductors, lpc1778 Datasheet - Page 53
![no-image](/images/manufacturer_photos/0/4/487/nxp_semiconductors_sml.jpg)
lpc1778
Manufacturer Part Number
lpc1778
Description
32-bit Arm Cortex-m3 Microcontroller; Up To 512 Kb Flash And 96 Kb Sram; Usb Device/host/otg; Ethernet; Lcd; Emc
Manufacturer
NXP Semiconductors
Datasheet
1.LPC1778.pdf
(112 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
lpc1778FBD
Manufacturer:
NXP
Quantity:
20
Company:
Part Number:
lpc1778FBD144
Manufacturer:
TI
Quantity:
26
Part Number:
lpc1778FBD144
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
lpc1778FBD144,551
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Company:
Part Number:
lpc1778FBD208
Manufacturer:
AIMTEC
Quantity:
1 200
Part Number:
lpc1778FBD208
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Company:
Part Number:
lpc1778FBD208,551
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Company:
Part Number:
lpc1778FET180
Manufacturer:
NXP
Quantity:
201
Company:
Part Number:
lpc1778FET208
Manufacturer:
NXP
Quantity:
201
Company:
Part Number:
lpc1778FET208,551
Manufacturer:
NXP Semiconductors
Quantity:
10 000
NXP Semiconductors
LPC178x_7x
Objective data sheet
7.15.1.1 Features
7.15.1 USB device controller
7.15 USB interface
Remark: The USB Device/Host/OTG controller is available on parts LPC1788/87/86/85
and LPC1778/77/76. The USB Device-only controller is available on parts LPC1774/72.
The Universal Serial Bus (USB) is a 4-wire bus that supports communication between a
host and one or more (up to 127) peripherals. The host controller allocates the USB
bandwidth to attached devices through a token-based protocol. The bus supports hot
plugging and dynamic configuration of the devices. All transactions are initiated by the
host controller.
The LPC178x/7x USB interface includes a device, host, and OTG controller. Details on
typical USB interfacing solutions can be found in
The device controller enables 12 Mbit/s data exchange with a USB host controller. It
consists of a register interface, serial interface engine, endpoint buffer memory, and a
DMA controller. The serial interface engine decodes the USB data stream and writes data
to the appropriate endpoint buffer. The status of a completed USB transfer or error
condition is indicated via status registers. An interrupt is also generated if enabled. When
enabled, the DMA controller transfers data between the endpoint buffer and the USB
RAM.
•
•
•
•
•
•
•
•
– Optional automatic Frame Check Sequence (FCS) insertion with Circular
– Selectable automatic transmit frame padding.
– Over-length frame support for both transmit and receive allows any length frames.
– Promiscuous receive mode.
– Automatic collision back-off and frame retransmission.
– Includes power management by clock switching.
– Wake-on-LAN power management support allows system wake-up: using the
Physical interface:
– Attachment of external PHY chip through standard MII or RMII interface.
– PHY register access is available via the MIIM interface.
Fully compliant with USB 2.0 Specification (full speed).
Supports 32 physical (16 logical) endpoints with a 4 kB endpoint buffer RAM.
Supports Control, Bulk, Interrupt and Isochronous endpoints.
Scalable realization of endpoints at run time.
Endpoint Maximum packet size selection (up to USB maximum specification) by
software at run time.
Supports SoftConnect and GoodLink features.
While USB is in the Suspend mode, the LPC178x/7x can enter one of the reduced
power modes and wake up on USB activity.
Redundancy Check (CRC) for transmit.
receive filters or a magic frame detection filter.
All information provided in this document is subject to legal disclaimers.
Rev. 00.04 — 8 July 2010
32-bit ARM Cortex-M3 microcontroller
Section
14.1.
LPC178x/7x
© NXP B.V. 2010. All rights reserved.
53 of 112