adsp-21364bbc Analog Devices, Inc., adsp-21364bbc Datasheet - Page 8

• Manufacturer Part Number: adsp-21364bbc
• Description: Sharc Processor
• Manufacturer: Analog Devices, Inc.

ADSP-21362/ADSP-21363/ADSP-21364/ADSP-21365/ADSP-21366
channels. The serial ports permit little-endian or big-endian
transmission formats and word lengths selectable from 3 bits to
32 bits. For the left-justified sample pair and I
word lengths are selectable between 8 bits and 32 bits. Serial
ports offer selectable synchronization and transmit modes as
well as optional μ-law or A-law companding selection on a per
channel basis. Serial port clocks and frame syncs can be inter-
nally or externally generated.
Parallel Port
The parallel port provides interfaces to SRAM and peripheral
devices. The multiplexed address and data pins (AD15–0) can
access 8-bit devices with up to 24 bits of address, or 16-bit
devices with up to 16 bits of address. In either mode, 8-bit or
16-bit, the maximum data transfer rate is 55 Mbps.
IO DATA
BUS (32)
TO PROCESSOR BUSES AND
SYSTEM MEMORY
Figure 3. ADSP-2136x I/O Processor and
IO ADDRESS
BUS (18)
Peripherals Block Diagram
GPIO FLAGS/IRQ/TIMEXP
DIGITAL AUDIO INTERFACE
DMA CONTROLLER
I/O PROCESSOR
ADDRESS/DATA BUS/ GPIO
25 CHANNELS
SRC (8 CHANNELS)
PRECISION CLOCK
SERIAL PORTS (6)
PARALLEL PORT
GENERATORS (2)
DATA PORTS (8)
S/PDIF (Rx/Tx)
SPI PORT (1)
SPI PORT (1)
DTCP CIPHER
TIMERS (3)
PWM (16)
INPUT
CONTROL/GPIO
2
S modes, data-
3
4
4
4
3
Rev. D | Page 8 of 56 | April 2008
16
20
DMA transfers are used to move data to and from internal
memory. Access to the core is also facilitated through the paral-
lel port register read/write functions. The RD, WR, and ALE
(address latch enable) pins are the control pins for the
parallel port.
Serial Peripheral (Compatible) Interface
The processors contain two serial peripheral interface ports
(SPIs). The SPI is an industry-standard synchronous serial link,
enabling the ADSP-2136x SPI-compatible port to communicate
with other SPI-compatible devices. The SPI consists of two data
pins, one device select pin, and one clock pin. It is a full-duplex
synchronous serial interface, supporting both master and slave
modes and can operate at a maximum baud rate of 41.67 MHz.
The SPI port can operate in a multimaster environment by
interfacing with up to four other SPI-compatible devices, either
acting as a master or slave device. The ADSP-2136x SPI-com-
patible peripheral implementation also features programmable
baud rate, clock phase, and polarities. The SPI-compatible port
uses open drain drivers to support a multimaster configuration
and to avoid data contention.
S/PDIF-Compatible Digital Audio Receiver/Transmitter
and Synchronous/Asynchronous Sample Rate Converter
The S/PDIF transmitter has no separate DMA channels. It
receives audio data in serial format and converts it into a
biphase encoded signal. The serial data input to the transmitter
can be formatted as left-justified, I
word widths of 16, 18, 20, or 24 bits.
The serial data, clock, and frame sync inputs to the S/PDIF
transmitter are routed through the signal routing unit (SRU).
They can come from a variety of sources such as the SPORTs,
external pins, the precision clock generators (PCGs), or the
sample rate converters (SRC) and are controlled by the SRU
control registers.
The sample rate converter (SRC) contains four SRC blocks and
is the same core as that used in the AD1896 192 kHz stereo
asynchronous sample rate converter and provides up to 140 dB
SNR (see
to perform synchronous or asynchronous sample rate conver-
sion across independent stereo channels, without using internal
processor resources. The four SRC blocks can also be config-
ured to operate together to convert multichannel audio data
without phase mismatches. Finally, the SRC is used to clean up
audio data from jittery clock sources such as the S/PDIF
receiver. The S/PDIF and SRC are not available on the
ADSP-21363 models.
Digital Transmission Content Protection
The DTCP specification defines a cryptographic protocol for
protecting audio entertainment content from illegal copying,
intercepting, and tampering as it traverses high performance
digital buses, such as the IEEE 1394 standard. Only legitimate
entertainment content delivered to a source device via another
approved copy protection system (such as the DVD content
scrambling system) will be protected by this copy protection
system. This feature is available on the ADSP-21362 and
Table 2 on Page 4
for details). The SRC block is used
2
S, or right-justified with