cs4237b Cirrus Logic, Inc., cs4237b Datasheet - Page 40
cs4237b
Manufacturer Part Number
cs4237b
Description
Crystalclear Advanced Audio System With 3d Sound
Manufacturer
Cirrus Logic, Inc.
Datasheet
1.CS4237B.pdf
(114 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
cs4237b-JQ
Manufacturer:
CRYSTAL
Quantity:
246
Company:
Part Number:
cs4237b-KQ
Manufacturer:
CRYSTAL
Quantity:
9
Company:
Part Number:
cs4237b-KQ
Manufacturer:
CRYSTAL
Quantity:
346
Company:
Part Number:
cs4237b-KQ
Manufacturer:
CRYSTAL
Quantity:
329
Part Number:
cs4237b-KQ
Manufacturer:
CRYSTAL
Quantity:
20 000
Caution: This register, except bits CEN and
PEN, can only be written while in Mode Change
Enable (either MCE or PMCE). See the Chang-
ing Sampling Rate section for more details.
Pin Control (I10)
Default = 0000000x
res
IEN
DTM
DEN
OSM1-OSM0
40
XCTL1
D7
XCTL0
D6
Reserved. Must write 0. Could read
as 0 or 1.
Interrupt Enable: This bit enables the
interrupt pin. The Interrupt pin will re-
flect the value of the INT bit of the
Status register (R2). The interrupt
pin is active high.
0 - Interrupt disabled
1 - Interrupt enabled
DMA Timing Mode. MODE 2 & 3 only.
When set, causes the current DMA
request signal to be deasserted on
the rising edge of the IOW or IOR
strobe during the next to last byte of
a DMA transfer. When DTM = 0 the
DMA request is released on the fall-
ing edge of the IOW or IOR during
the last byte of a DMA transfer.
Dither Enable: When set, triangular
pdf dither is added before truncating
the ADC 16-bit value to 8-bit, un-
signed data. Dither is only active in
the 8-bit unsigned data mode.
0 - Dither enabled
1 - Dither disabled
These bits are enabled by setting
SRE = 1 in I22. These bits in com-
bination with DIV5-DIV0 and CS2
(I22) determine the current sample
rate of the WSS Codec when
SRE = 1. Note that these bits can
be disabled by setting IFSE in X11.
OSM1
D5
OSM0 DEN
D4
D3
DTM
D2
D1
IEN
D0
res
XCTL1-XCTL0 XCTL Control: These bits are reflected
Error Status and Initialization (I11, Read Only)
Default = 00000000
ORL1-ORL0
ORR1-ORR0
DRS
COR
D7
PUR
D6
ACI
D5
00 - 12kHz < Fs
01 - Fs > 24kHz
10 - Fs
11 - reserved
on the XCTL1,0 pins of the part.
NOTE: These pins are multiplexed
with other functions; therefore, they
may not be available on a particular
design.
0 - TTL logic low on XCTL1,0 pins
1 - TTL logic high on XCTL1,0 pins
Overrange Left Detect: These bits
determine the overrange on the left
ADC channel. These bits are up-
dated on a sample by sample basis.
0 - Less than -1.5 dB
1 - Between -1.5 dB and 0 dB
2 - Between 0 dB and 1.5 dB
3 - Greater than 1.5 dB overrange
Overrange Right Detect: These bits
determine the overrange on the
Right ADC channel.
0 - Less than -1.5 dB
1 - Between -1.5 dB and 0 dB
2 - Between 0 dB and 1.5 dB
3 - Greater than 1.5 dB overrange
DRQ Status: This bit indicates the
current status of the DRQs assigned
to the WSS Codec.
0 - Capture AND Playback DRQs are
1 - Capture OR Playback DRQs are
overrange
overrange
presently inactive
presently active
DRS
D4
12kHz
ORR1 ORR0
D3
24kHz
D2
CS4237B
ORL1
D1
DS213PP4
ORL0
D0