S25FL129P Meet Spansion Inc., S25FL129P Datasheet - Page 46

no-image

S25FL129P

Manufacturer Part Number
S25FL129P
Description
128-mbit Cmos 3.0 Volt Flash Memory With 104-mhz Spi Serial Peripheral Interface Multi I/o Bus
Manufacturer
Meet Spansion Inc.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
S25FL129P0XBHI300
Manufacturer:
SPANSION
Quantity:
20 000
Company:
Part Number:
S25FL129P0XBHI300
Quantity:
50
Part Number:
S25FL129P0XBHIZ00
Manufacturer:
SPANSION
Quantity:
20 000
Part Number:
S25FL129P0XMFI00
Manufacturer:
SPANSION
Quantity:
20 000
Part Number:
S25FL129P0XMFI000
Manufacturer:
SPANSION
Quantity:
20 000
Part Number:
S25FL129P0XMFI001
Manufacturer:
SPAMSION
Quantity:
20 000
Part Number:
S25FL129POXMFB013
Manufacturer:
SPANSION
Quantity:
8 000
Part Number:
S25FL129POXNFI011M
Manufacturer:
POLOMA
Quantity:
2 000
Part Number:
S25FL129POXNFI011M
Manufacturer:
SPANSION
Quantity:
3 010
9.17
46
Sector Erase (SE)
The Sector Erase (SE) command sets all bits at all addresses within a specified sector to a logic 1. A WREN
command is required prior to writing the SE command.
The host system must drive CS# low, and then write the SE command plus three address bytes on SI. Any
address within the sector (see
driven low for the entire duration of the SE sequence. The command sequence is shown in
Table 9.1 on page
The host system must drive CS# high after the device has latched the 24th bit of the SE address, otherwise
the device does not execute the command. The SE operation begins as soon as CS# is driven high. The
device internally controls the timing of the operation, which requires a period of t
be read to check the value of the Write In Progress (WIP) bit while the SE operation is in progress. The WIP
bit is 1 during the SE operation, and is 0 when the operation is completed. The device internally resets the
Write Enable Latch to 0 before the operation completes (the exact timing is not specified).
The device only executes a SE command if all Block Protect bits (BP2:BP0) are 0 (see
on page
CS#
SCK
SI
SO
17). Otherwise, the device ignores the command.
Hi-Z
Mode 3
Mode 0
25.
0
Figure 9.20 Sector Erase (SE) Command Sequence
Table 7.3 on page
1
D a t a
2
Command
3
S25FL129P
S h e e t
4
5
17) is a valid address for the SE command. CS# must be
6
( P r e l i m i n a r y )
7
MSB
23 22
8
9
24 bit Address
21
10
28
S25FL129P_00_04 November 2, 2009
3
29
2
SE
30
1
. The Status Register may
31
0
Table 7.3
Figure 9.20
and

Related parts for S25FL129P