AD9517-0 Analog Devices, Inc., AD9517-0 Datasheet - Page 2

• Manufacturer Part Number: AD9517-0
• Description: 12-output Clock Generator With Integrated 2.8 Ghz Vco
• Manufacturer: Analog Devices, Inc.

AD9517-0
TABLE OF CONTENTS
Features .............................................................................................. 1
Applications....................................................................................... 1
General Description ......................................................................... 1
Functional Block Diagram .............................................................. 1
Revision History ............................................................................... 3
Specifications..................................................................................... 4
Timing Diagrams............................................................................ 15
Absolute Maximum Ratings.......................................................... 16
Pin Configuration and Function Descriptions........................... 17
Typical Performance Characteristics ........................................... 19
Terminology .................................................................................... 25
Detailed Block Diagram ................................................................ 26
Theory of Operation ...................................................................... 27
Power Supply Requirements ....................................................... 4
PLL Characteristics ...................................................................... 4
Clock Inputs .................................................................................. 6
Clock Outputs ............................................................................... 6
Timing Characteristics ................................................................ 7
Clock Output Additive Phase Noise (Distribution Only; VCO
Divider Not Used) ........................................................................ 8
Clock Output Absolute Phase Noise (Internal VCO Used).... 9
Clock Output Absolute Time Jitter (Clock Generation Using
Internal VCO) ............................................................................. 10
Clock Output Absolute Time Jitter (Clock Cleanup Using
Internal VCO) ............................................................................. 10
Clock Output Absolute Time Jitter (Clock Generation Using
External VCXO) ......................................................................... 10
Clock Output Additive Time Jitter (VCO Divider Not Used)
Clock Output Additive Time Jitter (VCO Divider Used) ..... 11
Delay Block Additive Time Jitter.............................................. 12
Serial Control Port ..................................................................... 12
PD , SYNC , and RESET Pins ..................................................... 13
LD, STATUS, REFMON Pins.................................................... 13
Power Dissipation....................................................................... 14
Thermal Resistance .................................................................... 16
ESD Caution................................................................................ 16
Operational Configurations...................................................... 27
....................................................................................................... 11
High Frequency Clock Distribution—CLK or External
VCO >1600 MHz ................................................................... 27
Internal VCO and Clock Distribution................................. 29
Rev. 0 | Page 2 of 80
Digital Lock Detect (DLD) ....................................................... 37
Clock Distribution ..................................................................... 41
Reset Modes ................................................................................ 50
Power-Down Modes .................................................................. 50
Clock Distribution or External VCO <1600 MHz ............ 31
Phase-Locked Loop (PLL) .................................................... 33
Configuration of the PLL ...................................................... 33
Phase Frequency Detector (PFD) ........................................ 33
Charge Pump (CP)................................................................. 34
On-Chip VCO ........................................................................ 34
PLL External Loop Filter....................................................... 34
PLL Reference Inputs............................................................. 34
Reference Switchover............................................................. 35
Reference Divider R............................................................... 35
VCXO/VCO Feedback Divider N: P, A, B, R ..................... 35
Analog Lock Detect (ALD)................................................... 37
Current Source Digital Lock Detect (DLD) ....................... 37
External VCXO/VCO Clock Input (CLK/ CLK ) ................ 37
Holdover.................................................................................. 38
Manual Holdover Mode ........................................................ 38
Automatic/Internal Holdover Mode.................................... 38
Frequency Status Monitors ................................................... 39
VCO Calibration .................................................................... 40
Internal VCO or External CLK as Clock Source ............... 41
CLK or VCO Direct to LVPECL Outputs........................... 41
Clock Frequency Division..................................................... 42
VCO Divider........................................................................... 42
Channel Dividers—LVPECL Outputs................................. 42
Channel Dividers—LVDS/CMOS Outputs........................ 44
Synchronizing the Outputs—SYNC Function ................... 47
Clock Outputs......................................................................... 49
LVPECL Outputs: OUT0 to OUT3 ..................................... 49
LVDS/CMOS Outputs: OUT4 to OUT7............................. 50
Power-On Reset—Start-Up Conditions When V
Applied .................................................................................... 50
Asynchronous Reset via the RESET Pin ............................. 50
Soft Reset via 0x00<5> .......................................................... 50
Chip Power-Down via PD .................................................... 50
PLL Power-Down................................................................... 51
Distribution Power-Down .................................................... 51
S
Is