MT18LSDT6472 Micron, MT18LSDT6472 Datasheet - Page 8

no-image

MT18LSDT6472

Manufacturer Part Number
MT18LSDT6472
Description
168-Pin SDRAM DIMMs (x72) ECC
Manufacturer
Micron
Datasheet
Burst Type
to be either sequential or interleaved; this is referred to
as the burst type and is selected via bit M3.
mined by the burst length, the burst type and the start-
ing column address, as shown in the Burst Definition
Table.
16, 32, 64 Meg x 72 PC133/PC100 Registered SDRAM DIMMs
SD18C16_32_64x72G_B.p65 – Pub. 11/01
512MB MODULE ADDRESS BUS
128MB/256MB MODULE ADDRESS BUS
128MB and 256MB
512MB Module
Module
Accesses within a given burst may be programmed
The ordering of accesses within a burst is deter-
M12, M11, M10 = “0, 0, 0”
to ensure compatibility
with future devices.
to ensure compatibility
*Should program
with future devices.
M11, M10 = “0, 0”
Mode Register Definition
*Should program
Reserved*
Reserved* WB
12
11
A11
A12
Reserved*
10
A10
11
A11
9
10
A9
A10
Op Mode
WB
M9
0
1
8
9
A8
A9
Diagram
Op Mode
7
8
A8
A7
CAS Latency
7
6
A7
A6
Programmed Burst Length
M8
0
-
Single Location Access
CAS Latency
6
5
Write Burst Mode
A6
A5
5
4
M7
A5
0
A4
-
BT
4
A4
3
A3
BT
M3
Defined
0
1
M6-M0
3
Burst Length
A3
2
-
M2
M6
A2
0
0
0
0
1
1
1
1
0
0
0
1
1
1
1
Burst Length
2
M1
A2
M5
0
1
1
0
0
1
1
1
0
0
1
1
0
0
1
1
A1
M0
M4
1
Operating Mode
Standard Operation
All other states reserved
0
1
0
1
0
1
0
1
0
0
1
0
1
0
1
A1
0
A0
0
A0
Reserved
Reserved
Reserved
Full Page
M3 = 0
Mode Register (Mx)
Interleaved
Burst Type
Sequential
1
2
4
8
Address Bus
Mode Register (Mx)
Address Bus
Burst Length
CAS Latency
Reserved
Reserved
Reserved
Reserved
Reserved
2
3
Reserved
Reserved
Reserved
Reserved
M3 = 1
1
2
4
8
8
168-PIN REGISTERED SDRAM DIMM
128MB / 256MB / 512MB (x72, ECC)
NOTE: 1. For full-page accesses: y = 1,024 (128MB); y=
Length
Burst
Page
Full
(y)
2
4
8
2. For a burst length of two, A1-A9 (128MB) or A1-
3. For a burst length of four, A2-A9 or A2-A9/A11
4. For a burst length of eight, A3-A9 or A3-A9/A11
5. For a full-page burst, the full row is selected and
6. Whenever a boundary of the block is reached
7. For a burst length of one, A0-A9 or A0-A9/A11
Starting Column
2,048 (256MB/512MB).
A9/A11(256MB/512MB) select the block of two
burst; A0 selects the starting column within the
block.
select the block of four burst; A0-A1 select the
starting column within the block.
select the block of eight burst; A0-A2 select the
starting column within the block.
A0-A9 or A0-A9/A11 select the starting column.
within a given sequence above, the following
access wraps within the block.
select the unique column to be accessed, and Mode
Register bit M3 is ignored.
n =A0-A9/A11
A2 A1 A0
n = A0-A9, or
(location 0-y)
1
0
0
0
0
1
1
1
Micron Technology, Inc., reserves the right to change products or specifications without notice.
Address
A1 A0
1
0
0
1
1
0
0
1
1
0
0
1
Burst Definition
A0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
Table
Type = Sequential
7-0-1-2-3-4-5-6
Cn, Cn+1, Cn+2
0-1-2-3-4-5-6-7
1-2-3-4-5-6-7-0
2-3-4-5-6-7-0-1
3-4-5-6-7-0-1-2
4-5-6-7-0-1-2-3
5-6-7-0-1-2-3-4
6-7-0-1-2-3-4-5
Cn+3, Cn+4...
Order of Accesses Within a Burst
…Cn-1,
0-1-2-3
1-2-3-0
2-3-0-1
3-0-1-2
Cn...
0-1
1-0
Type = Interleaved
7-6-5-4-3-2-1-0
©2001, Micron Technology, Inc.
Not supported
0-1-2-3-4-5-6-7
1-0-3-2-5-4-7-6
2-3-0-1-6-7-4-5
3-2-1-0-7-6-5-4
4-5-6-7-0-1-2-3
5-4-7-6-1-0-3-2
6-7-4-5-2-3-0-1
0-1-2-3
1-0-3-2
2-3-0-1
3-2-1-0
0-1
1-0

Related parts for MT18LSDT6472