LM3S1150-IQC50 Luminary Micro, Inc., LM3S1150-IQC50 Datasheet - Page 49

• Manufacturer Part Number: LM3S1150-IQC50
• Description: Microcontroller
• Manufacturer: Luminary Micro, Inc.

5.2.4.1
June 14, 2007
GPIO Functionality
When the controller is reset with either a POR or RST, the JTAG/SWD port pins default to their
JTAG/SWD configurations. The default configuration includes enabling digital functionality (setting
GPIODEN to 1), enabling the pull-up resistors (setting GPIOPUR to 1), and enabling the alternate
hardware function (setting GPIOAFSEL to 1) for the PB7 and PC[3:0] JTAG/SWD pins.
It is possible for software to configure these pins as GPIOs after reset by writing 0s to PB7 and
PC[3:0] in the GPIOAFSEL register. If the user does not require the JTAG/SWD port for debugging
or board-level testing, this provides five more GPIOs for use in the design.
Caution – If the JTAG pins are used as GPIOs in a design, PB7 and PC2 cannot have external pull-down
resistors connected to both of them at the same time. If both pins are pulled Low during reset, the
controller has unpredictable behavior. If this happens, remove one or both of the pull-down resistors,
and apply RST or power-cycle the part.
In addition, it is possible to create a software sequence that prevents the debugger from connecting to
the Stellaris
pins to their GPIO functionality, the debugger may not have enough time to connect and halt the
controller before the JTAG pin functionality switches. This may lock the debugger out of the part. This
can be avoided with a software routine that restores JTAG functionality based on an external or software
trigger.
The commit control registers provide a layer of protection against accidental programming of critical
hardware peripherals. Writes to protected bits of the GPIO Alternate Function Select (GPIOAFSEL)
register (see page 170) are not committed to storage unless the GPIO Lock (GPIOLOCK) register
(see page 180) has been unlocked and the appropriate bits of the GPIO Commit (GPIOCR) register
(see page 181) have been set to 1.
Recovering a "Locked" Device
If software configures any of the JTAG/SWD pins as GPIO and loses the ability to communicate
with the debugger, there is a debug sequence that can be used to recover the device. Performing
a total of ten JTAG-to-SWD and SWD-to-JTAG switch sequences while holding the device in reset
mass erases the flash memory. The sequence to recover the device is:
1.
2.
3.
4.
5.
6.
7.
8.
9.
10.
11.
Assert and hold the RST signal.
Perform the JTAG-to-SWD switch sequence.
Perform the SWD-to-JTAG switch sequence.
Perform the JTAG-to-SWD switch sequence.
Perform the SWD-to-JTAG switch sequence.
Perform the JTAG-to-SWD switch sequence.
Perform the SWD-to-JTAG switch sequence.
Perform the JTAG-to-SWD switch sequence.
Perform the SWD-to-JTAG switch sequence.
Perform the JTAG-to-SWD switch sequence.
Perform the SWD-to-JTAG switch sequence.
®
microcontroller. If the program code loaded into flash immediately changes the JTAG
Luminary Micro Confidential-Advance Product Information
LM3S1150 Microcontroller
49