IDT72V36110 Integrated Device Technology, IDT72V36110 Datasheet - Page 3

no-image

IDT72V36110

Manufacturer Part Number
IDT72V36110
Description
128k X 36 Supersync Ii Fifo, 3.3v
Manufacturer
Integrated Device Technology
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
IDT72V36110
Manufacturer:
LT
Quantity:
600
Part Number:
IDT72V36110L10PF
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
IDT72V36110L10PF
Manufacturer:
IDT
Quantity:
20 000
Part Number:
IDT72V36110L10PF8
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
IDT72V36110L15PF
Manufacturer:
IDT
Quantity:
1
Part Number:
IDT72V36110L15PF
Manufacturer:
IDT
Quantity:
7
Part Number:
IDT72V36110L15PF
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
IDT72V36110L15PF8
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
IDT72V36110L15PFI
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
IDT72V36110L6PFG
Manufacturer:
IDT Integrated Device Technolo
Quantity:
135
WCLK when WEN is asserted. During Asynchronous operation only the WR
input is used to write data into the FIFO. Data is written on a rising edge of WR,
the WEN input should be tied to its active state, (LOW).
or Asynchronous interface. During Synchronous operation the output port is
controlled by a Read Clock (RCLK) input and Read Enable (REN) input. Data
is read from the FIFO on every rising edge of RCLK when REN is asserted.
During Asynchronous operation only the RD input is used to read data from the
FIFO. Data is read on a rising edge of RD, the REN input should be tied to its
PIN CONFIGURATIONS (CONTINUED)
DESCRIPTION (CONTINUED)
IDT72V36100/72V36110 3.3V HIGH DENSITY SUPERSYNC II
65,536 x 36 and 131,072 x 36
The output port can be selected as either a Synchronous (clocked) interface,
A
B
C
D
F
H
K
L
E
G
J
M
ASYW
SEN
D32
D26
D21
D12
D10
D29
D18
D15
D35
D9
1
WEN
D34
D31
D25
D22
D19
D16
D11
D28
D13
IW
D8
2
A1 BALL PAD CORNER
WCLK
PRS
D27
D24
D33
D30
D23
D20
D14
D17
D6
D7
3
FWFT/SI
PBGA: 1mm pitch, 13mm x 13mm (BB144-1, order code: BB)
V
V
PAF
V
V
V
V
D4
D5
LD
4
CC
CC
D3
CC
CC
CC
CC
FF/IR
MRS
GND
GND
GND
GND
OW
V
V
D1
D2
D0
5
CC
CC
TM
36-BIT FIFO
GND
TRST
GND
GND
GND
GND
GND
FS0
V
TMS
V
HF
CC
CC
6
TOP VIEW
3
active state, LOW. When Asynchronous operation is selected on the output port
the FIFO must be configured for Standard IDT mode, and the OE input used
to provide three-state control of the outputs, Qn.
to f
of the one clock input with respect to the other.
Standard mode and First Word Fall Through (FWFT) mode.
on the data output lines unless a specific read operation is performed. A read
GND
GND
GND
GND
GND
GND
V
TCK
V
FS1
BM
TDI
MAX
The frequencies of both the RCLK and the WCLK signals may vary from 0
In IDT Standard mode, the first word written to an empty FIFO will not appear
CC
CC
There are two possible timing modes of operation with these devices: IDT
7
with complete independence. There are no restrictions on the frequency
ASYR
GND
GND
GND
GND
V
TDO
V
Q0
BE
Q1
EF
CC
8
CC
RCLK
V
V
PAE
V
V
V
V
Q2
Q3
Q4
IP
CC
CC
CC
CC
CC
CC
9
PFM
REN
Q29
Q23
Q19
Q16
RM
Q26
Q13
Q22
Q5
Q6
10
COMMERCIAL AND INDUSTRIAL
Q10
Q18
Q15
Q32
Q30
Q24
Q21
Q12
Q27
Q7
OE
11
RT
TEMPERATURE RANGES
6117 drw02b
Q20
Q35
Q34
Q31
Q25
Q17
Q11
Q28
Q14
Q8
Q3
Q9
3
12
APRIL 6, 2006

Related parts for IDT72V36110