MT58V512V36D Micron Technology, MT58V512V36D Datasheet - Page 23

• Manufacturer Part Number: MT58V512V36D
• Description: (MT58xxxx) 16Mb SYNCBURST SRAM
• Manufacturer: Micron Technology

IEEE 1149.1 SERIAL BOUNDARY SCAN
(JTAG)
access port (TAP). This port operates in accordance with
IEEE Standard 1149.1-1990 but does not have the set of
functions required for full 1149.1 compliance. These
functions from the IEEE specification are excluded be-
cause their inclusion places an added delay in the critical
speed path of the SRAM. Note that the TAP controller
functions in a manner that does not conflict with the
operation of other devices using 1149.1 fully compliant
TAPs. The TAP operates using JEDEC-standard 2.5V I/O
logic levels.
register, boundary scan register, bypass register and ID
register.
DISABLING THE JTAG FEATURE
JTAG function is not to be implemented. Upon power-
up, the device will come up in a reset state which will not
interfere with the operation of the device.
NOTE: The 0/1 next to each state represents the value of TMS at the rising edge of TCK.
16Mb: 1 Meg x 18, 512K x 32/36 Pipelined, DCD SyncBurst SRAM
MT58L1MY18D_2.p65 – Rev 7/00
The SRAM incorporates a serial boundary scan test
The SRAM contains a TAP controller, instruction
These pins can be left floating (unconnected), if the
1
0
TEST-LOGIC
RUN-TEST/
RESET
IDLE
0
TAP Controller State Diagram
1
1
0
Figure 5
CAPTURE-DR
UPDATE-DR
PAUSE-DR
EXIT1-DR
EXIT2-DR
DR-SCAN
SHIFT-DR
1
23
SELECT
PIPELINED, DCD SYNCBURST SRAM
0
0
1
0
1
1
0
TEST ACCESS PORT (TAP)
TEST CLOCK (TCK)
All inputs are captured on the rising edge of TCK. All
outputs are driven from the falling edge of TCK.
TEST MODE SELECT (TMS)
controller and is sampled on the rising edge of TCK. It is
allowable to leave this pin unconnected if the TAP is not
used. The pin is pulled up internally, resulting in a logic
HIGH level.
TEST DATA-IN (TDI)
the registers and can be connected to the input of any of
the registers. The register between TDI and TDO is
chosen by the instruction that is loaded into the TAP
instruction register. For information on loading the
instruction register, see Figure 5. TDI is internally pulled
up and can be unconnected if the TAP is unused in an
application. TDI is connected to the most significant bit
(MSB) of any register. (See Figure 6.)
16Mb: 1 MEG x 18, 512K x 32/36
The test clock is used only with the TAP controller.
The TMS input is used to give commands to the TAP
The TDI pin is used to serially input information into
Micron Technology, Inc., reserves the right to change products or specifications without notice.
1
1
0
0
1
0
CAPTURE-IR
UPDATE-IR
PAUSE-IR
1
EXIT1-IR
EXIT2-IR
IR-SCAN
SHIFT-IR
SELECT
0
0
1
0
1
1
0
1
1
0
0
©2000, Micron Technology, Inc.
ADVANCE