W90220F Winbond Electronics Corp America, W90220F Datasheet - Page 7

• Manufacturer Part Number: W90220F
• Description: Pa-risc Embedded Controller
• Manufacturer: Winbond Electronics Corp America

The above information is the exclusive intellectual property of Winbond Electroncs Corp. and shall not be dsiclosed or distributed or reproduced without permission from
Winbond.
7
3.2 DETAILED PIN DESCRIPTIONS
The following abbreviations are used for pin types in the following sections : (I) indicates inputs; (O) indicates
outputs; (I/O) indicates a bidirectional signal; (TS) indicates three-state; (OC) indicates open collector.
PIN Name
CPU Signal
PWRON
PLLOSC
OSC
PCI LOCAL BUS
INTA#
INTB#
INTC#
INTD#
PREQ0#
PREQ1#
GNT0#
GNT1#
PCIRST#
PCICLK
SERR#
PERR#
DIR
I
I
I
I
I
O
O
O
I
I/O
PIN #
30
199
132
102
103
104
105
42
43
40
41
7
9
78
77
DESCRIPTION
CPU Power-On reset input, high active
14.318Mhz Oscillator input for internal PLL
14.318Mhz Oscillator input for Timer, UART
for more detail description of the PCI signals please refer to the PCI LOCAL
BUS SPECIFICATION
PCI Interrupt input, level senstive, low active signal. Once
the INTx# signal is asserted, it remains asserted until the
device driver clear the pending request. When the request is
cleared, the device deasserts its INTx# signal.
PCI Request input, indicates to the PCI arbiter that this agent
desires use of the bus.
PCI Grant output, indicates to the agent that access to the
bus has been granted.
PCI Reset output, is used to bring PCI-specific registers,
sequencers, and signals to a consistent state. Low active.
PCI Clock output, provides timing for all transactions on PCI
and is an input to every PCI device.
PCI System Error is for reporting address parity errors, data
parity errors on the Special Cycle command, or any other
system error where the result will be catastrophic. The
assertion of SERR# is synchronous to the clock and meets
the setup and hold times of all bused signals.
PCI Parity Error is only for the reporting of data parity errors
during all PCI transactions except a Special Cycle. The
PERR# pin is sustained tri-state and must be driven active
by the agent receiving data two clocks following the data
when a data parity error is detected. The minimum duration
of PERR# is one clock for each data phase that a data parity
error is detected. An agent cannot report a PERR# until it
has claimed the access by asserting DEVSEL# (for a target)
and completed a data phase or is the master of the current
transaction.
W90220F
Version 0.84