ADSP-21367 Analog Devices, ADSP-21367 Datasheet - Page 4

• Manufacturer Part Number: ADSP-21367
• Description: SHARC Processor
• Manufacturer: Analog Devices

ADSP-21367
GENERAL DESCRIPTION
The ADSP-21367 SHARC processor is a members of the SIMD
SHARC family of DSPs that feature Analog Devices' Super Har-
vard Architecture. The ADSP-21367 is source code compatible
with the ADSP-2126x, and ADSP-2116x, DSPs as well as with
first generation ADSP-2106x SHARC processors in SISD (Sin-
gle-Instruction, Single-Data) mode. The ADSP-21367 is a 32-
bit/40-bit floating point processors optimized for high perfor-
mance automotive audio applications with its large on-chip
SRAM and mask-programmable ROM, multiple internal buses
to eliminate I/O bottlenecks, and an innovative Digital Audio
Interface (DAI).
As shown in the functional block diagram
ADSP-21367 uses two computational units to deliver a signifi-
cant performance increase over the previous SHARC processors
on a range of DSP algorithms. Fabricated in a state-of-the-art,
high speed, CMOS process, the ADSP-21367 processor achieves
an instruction cycle time of 2.5 ns at 400 MHz. With its SIMD
computational hardware, the ADSP-21367 can perform 2.4
GFLOPS running at 400 MHz.
Table 1
Table 1. ADSP-21367 Benchmarks (at 400 MHz)
1
The ADSP-21367 continues SHARC’s industry leading stan-
dards of integration for DSPs, combining a high performance
32-bit DSP core with integrated, on-chip system features.
The block diagram of the ADSP-21367
following architectural features:
Benchmark Algorithm
1024 Point Complex FFT (Radix 4, with reversal) 23.25 µs
FIR Filter (per tap)
IIR Filter (per biquad)
Matrix Multiply (pipelined)
[3x3] × [3x1]
[4x4] × [4x1]
Divide (y/×)
Inverse Square Root
Assumes two files in multichannel SIMD mode
• Two processing elements, each of which comprises an
• Data Address Generators (DAG1, DAG2)
• Program sequencer with instruction cache
• PM and DM buses capable of supporting four 32-bit data
• Three Programmable Interval Timers with PWM Genera-
• On-Chip SRAM (2M bit)
ALU, Multiplier, Shifter and Data Register File
transfers between memory and the core at every core pro-
cessor cycle
tion, PWM Capture/Pulse width Measurement, and
External Event Counter Capabilities
shows performance benchmarks for the ADSP-21367.
1
1
on page
on page
1, illustrates the
Rev. PrA | Page 4 of 48 | November 2004
Speed
(at 400 MHz)
1.25 ns
5.0 ns
11.25 ns
20.0 ns
8.75 ns
13.5 ns
1, the
The block diagram of the ADSP-21367
the following architectural features:
ADSP-21367 FAMILY CORE ARCHITECTURE
The ADSP-21367 is code compatible at the assembly level with
the ADSP-2126x, ADSP-21160 and ADSP-21161, and with the
first generation ADSP-2106x SHARC processors. The ADSP-
21367 shares architectural features with the ADSP-2126x and
ADSP-2116x SIMD SHARC processors, as detailed in the fol-
lowing sections.
SIMD Computational Engine
The ADSP-21367 contains two computational processing ele-
ments that operate as a Single-Instruction Multiple-Data
(SIMD) engine. The processing elements are referred to as PEX
and PEY and each contains an ALU, multiplier, shifter and reg-
ister file. PEX is always active, and PEY may be enabled by
setting the PEYEN mode bit in the MODE1 register. When this
mode is enabled, the same instruction is executed in both pro-
cessing elements, but each processing element operates on
different data. This architecture is efficient at executing math
intensive DSP algorithms.
Entering SIMD mode also has an effect on the way data is trans-
ferred between memory and the processing elements. When in
SIMD mode, twice the data bandwidth is required to sustain
computational operation in the processing elements. Because of
this requirement, entering SIMD mode also doubles the band-
width between memory and the processing elements. When
using the DAGs to transfer data in SIMD mode, two data values
are transferred with each access of memory or the register file.
Independent, Parallel Computation Units
Within each processing element is a set of computational units.
The computational units consist of an arithmetic/logic unit
(ALU), multiplier, and shifter. These units perform all opera-
tions in a single cycle. The three units within each processing
element are arranged in parallel, maximizing computational
throughput. Single multifunction instructions execute parallel
ALU and multiplier operations. In SIMD mode, the parallel
ALU and multiplier operations occur in both processing ele-
• On-Chip mask-programmable ROM (6M bit)
• JTAG test access port
• DMA controller
• Eight full duplex serial ports
• Two SPI-compatible interface ports
• Digital Audio Interface that includes four precision clock
generators (PCG), an input data port (IDP), an S/PDIF
receiver/transmitter, eight channels asynchronous sample
rate converters, eight serial ports, eight serial interfaces, a
20-bit parallel input port, a flexible signal routing unit
(SRU), and a Digital Peripheral Interface (DPI)
Preliminary Technical Data
on page 1
also illustrates