AD9957 Analog Devices, AD9957 Datasheet - Page 8

• Manufacturer Part Number: AD9957
• Description: 1 GSPS Quadrature Digital Upconverter
• Manufacturer: Analog Devices

www.DataSheet4U.com
DataSheet
AD9957
PIN DESCRIPTION
Pin #
1, 24, 61, 72,
86, 87, 93, 97-
100
2
3, 6, 89, 92
74-77, 83
17, 23, 30, 47,
57, 64
11, 15, 21, 28,
45, 56, 66
4, 5, 73, 78,
79, 82, 85, 88,
96
13, 16,22,
29,46,58,62,63
65
7
8
9
10
12
14
18
19
20
25-27, 31-39,
42-44, 48-50
42
43
40
41
41
51
52-54
55
4
U
.com
Mnemonic
NC
PLL_LOOP_FILTER
AVDD (1.8V)
AVDD (3.3V)
DVDD (1.8V)
DVDD_I/O (3.3V)
AGND
DGND
SYNC_IN+
SYNC_IN-
SYNC_OUT+
SYNC_OUT-
SYNC_SMP_ERR
MASTER _RESET
EXT_PWR_DWN
PLL_LOCK
CCI_OVFL
D<17:0>
SPORT I-DATA
SPORT Q-DATA
PDCLK/TSCLK
TxENABLE
FS
ISFC
PROFILE <2:0>
SYNC_CLK
I/O
I
I
I
I
I
I
I
I
I
O
O
O
I
I
O
O
I
I
I
O
I
I
I
I
O
Description
Not Connected. Allow device pin to float.
PLL loop filter compensation pin.
Analog Core VDD: 1.8V Analog Supply.
Analog DAC VDD: 3.3V Analog Supply.
Digital Core VDD: 1.8V Digital Supply.
Digital Input/Output VDD: 3.3V Digital Supply.
Analog Ground.
Digital Ground.
Digital input (rising edge active). Synchronization signal from external master to
synchronize internal sub-clocks.
Digital input (rising edge active). Synchronization signal from external master to
synchronize internal sub-clocks.
Digitaloutput (rising edge active). Synchronization signal from internal device sub-
clocks to synchronize external slave devices.
Digitaloutput (rising edge active). Synchronization signal from internal device sub-
clocks to synchronize external slave devices.
Digital output (active high). Sync sample error: A high on this pin indicates that the
AD9957 did not receive a valid sync signal on SYNC_I+/SYNC_I-.
Digital Input (active high). Master reset: clears all memory elements and sets registers
to default values.
Digital input (active high). External Power Down: A high level on this pin initates the
currently programmed power down mode. Please see the Power Down Modes section
of this document for further details. If unused, tie to ground.
Digital output (active high). PLL_Lock: A high indicates the clock multiplier PLL has
acquired lock to the reference clock input.
Digital output (active high). CCI Overflow: A high indicates a CCI filter overflow. This
pin will remain high until the CCI overflow condition is cleared.
Parallel data input bus (active high). These pins provide the interleaved 18 bit digital I
& Q vectors for the modulator to upconvert.
In Blackfin interface mode, this pin serves as the I-data serial input.
In Blackfin interface mode, this pin serves as the Q-data serial input.
Digital output (clock) Parallel Data Clock see Signal Processing section for details
Digital input (active high). Transmit enable: see Signal Processing section for details
In Blackfin interface mode, this pin serves as the FS Input, to receive the RFS OUTPUT
signal from the ADSP BF533
Digital input (active high). Input Scaling Function Control: Control for the RAM
amplitude scaling function. When this function is engaged, a high sweeps the
amplitude from the beginning RAM address to the end. A low sweeps the amplitude
from the end RAM address to the beginning.
Digital inputs (active high). Profile select pins: used to select one of eight
phase/frequency profiles for the DDS core (single-tone or carrier tone). Changing the
state of one of these pins will transfer the current contents of all I/O buffers to the
corresponding registers. State changes should be setup to the IO_SYNC_CLK pin.
Digital output (clock). Outputs System clock/4. The I/O_UPDATE and PROFILE<2:0>
pins should be setup to the rising edge of this signal.
Rev. PrF | Page 8 of 38
PRELIMINARY TECHNICAL DATA