ST72324BJ6 STMicroelectronics, ST72324BJ6 Datasheet - Page 146

no-image

ST72324BJ6

Manufacturer Part Number
ST72324BJ6
Description
5V RANGE 8-BIT MCU WITH 8 TO 32K FLASH/ROM, 10-BIT ADC, 4 TIMERS, SPI, SCI INTERFACE
Manufacturer
STMicroelectronics
Datasheet

Specifications of ST72324BJ6

Hdflash Endurance
1 kcycle at 55 °C, data retention 40 years at 85 °C
Clock Sources
crystal/ceramic resonator oscillators, int. RC osc. and ext. clock input
4 Power Saving Modes
Slow, Wait, Active-halt, and Halt
Electrical characteristics
12.5
12.5.1
Table 89.
1. Data based on characterization results, tested in production at V
2. Measurements are done in the following conditions:
3. All I/O pins in push-pull 0 mode (when applicable) with a static value at V
4. Data based on characterization results, not tested in production. All I/O pins in push-pull 0 mode (when applicable) with a
146/193
Symbol
I
- Program executed from RAM, CPU running with RAM access. The increase in consumption when executing from Flash is
50%.
- All I/O pins in input mode with a static value at V
- All peripherals in reset state
- LVD disabled.
- Clock input (OSC1) driven by external square wave
- In Slow and Slow Wait modes, f
To obtain the total current consumption of the device, add the clock source
consumption
characterization results, tested in production at V
static value at V
current consumption of the device, add the clock source consumption
DD
Supply current in Run mode
Supply current in Slow mode
Supply current in Wait mode
Supply current in Slow Wait
mode
Supply current in Halt mode
Supply current in Active-halt
mode
Supply current characteristics
The following current consumption specified for the ST7 functional operating modes over
temperature range does not take into account the clock source current consumption. To
obtain the total device consumption, the two current values must be added (except for Halt
mode for which the clock is stopped).
ROM current consumption
ROM current consumption
(Section
(2)
(4)
DD
or V
Parameter
12.5.4).
SS
(no load); clock input (OSC1) driven by external square wave, LVD disabled. To obtain the total
CPU
is based on f
(2)
(3)
(2)
(2)
f
f
f
f
f
f
f
f
f
f
f
f
f
f
f
f
-40 °C < T
-40 °C < T
f
f
f
f
OSC
OSC
OSC
OSC
OSC
OSC
OSC
OSC
OSC
OSC
OSC
OSC
OSC
OSC
OSC
OSC
OSC
OSC
OSC
OSC
DD
DD
OSC
= 2 MHz, f
= 4 MHz, f
= 8 MHz, f
= 16 MHz, f
= 2 MHz, f
= 4 MHz, f
= 8 MHz, f
= 16 MHz, f
= 2 MHz, f
= 4 MHz, f
= 8 MHz, f
= 16 MHz, f
= 2 MHz, f
= 4 MHz, f
= 8 MHz, f
= 16 MHz, f
= 2 MHz
= 4 MHz
= 8 MHz
= 16 MHz
max. and f
or V
divided by 32
Conditions
A
A
SS
< +85 °C
< +125 °C
(no load)
CPU
CPU
CPU
CPU
CPU
CPU
CPU
CPU
CPU
CPU
CPU
CPU
CPU
CPU
CPU
CPU
CPU
DD
max.
= 1 MHz
= 2 MHz
= 4 MHz
= 62.5 kHz
= 125 kHz
= 250 kHz
= 1 MHz
= 2 MHz
= 4 MHz
= 62.5 kHz
= 125 kHz
= 250 kHz
max. and f
= 8 MHz
= 500 kHz
= 8 MHz
= 500 kHz
(Section
DD
(Section
or V
CPU
12.6.3).
SS
(no load), LVD disabled. Data based on
max.
32 Kbyte ROM
0.55
1.10
2.20
4.38
0.31
0.61
1.22
2.44
Typ
100
194
380
133
260
107
12.6.3) and the peripheral power
53
36
69
<1
<1
15
28
55
devices
Max
0.87
1.75
175
350
700
125
250
500
200
3.5
7.0
0.5
1.0
2.0
4.0
87
63
10
50
20
38
75
(1)
ROM devices
0.46
0.93
0.22
0.45
0.91
1.82
Typ
150
310
190
1.9
3.7
30
70
20
40
90
<1
<1
11
22
43
85
16/8 Kbyte
ST72324Bxx
Max
0.69
0.37
0.75
120
250
500
180
350
150
1.4
2.7
5.5
1.5
60
40
90
10
50
15
30
60
3
(1)
Unit
mA
mA
µA
µA

Related parts for ST72324BJ6