LPC2468 NXP Semiconductors, LPC2468 Datasheet - Page 62

no-image

LPC2468

Manufacturer Part Number
LPC2468
Description
NXP Semiconductors designed the LPC2468 microcontroller around a 16-bit/32-bitARM7TDMI-S CPU core with real-time debug interfaces that include both JTAG andembedded trace
Manufacturer
NXP Semiconductors
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LPC2468FBD
Manufacturer:
NXP
Quantity:
5 000
Part Number:
LPC2468FBD
Manufacturer:
NXP
Quantity:
26
Part Number:
LPC2468FBD208
Manufacturer:
FUJI
Quantity:
100
Part Number:
LPC2468FBD208
Manufacturer:
NXP
Quantity:
5 000
Part Number:
LPC2468FBD208
Manufacturer:
NXP
Quantity:
26
Part Number:
LPC2468FBD208
Manufacturer:
NXP
Quantity:
20 000
Part Number:
LPC2468FBD208
0
Company:
Part Number:
LPC2468FBD208
Quantity:
600
Part Number:
LPC2468FBD208+551
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
LPC2468FBD208,551
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Part Number:
LPC2468FBD208.551
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
LPC2468FBD208K
0
Part Number:
LPC2468FET208
0
Part Number:
LPC2468FET208+551
Manufacturer:
NXP/恩智浦
Quantity:
20 000
NXP Semiconductors
Table 17.
C
T
[1]
LPC2468
Product data sheet
Symbol
Common
t
t
t
t
t
t
t
t
t
t
t
t
Read cycle parameters
t
t
Write cycle parameters
t
t
d(SV)
h(S)
d(RASV)
h(RAS)
d(CASV)
h(CAS)
d(WV)
h(W)
d(GV)
h(G)
d(AV)
h(A)
su(D)
h(D)
d(QV)
h(Q)
cy(CCLK)
L
= 30 pF, T
See
Figure
= 1/CCLK
Dynamic characteristics: Dynamic external memory interface
amb
Parameter
chip select valid delay
time
chip select hold time
row address strobe valid
delay time
row address strobe hold
time
column address strobe
valid delay time
column address strobe
hold time
write valid delay time
write hold time
output enable valid delay
time
output enable hold time
address valid delay time
address hold time
data input set-up time
data input hold time
data output valid delay
time
data output hold time
18.
=
40
C to 85
C, V
DD(DCDC)(3V3)
Conditions
All information provided in this document is subject to legal disclaimers.
Rev. 6.1 — 6 September 2011
= V
DD(3V3)
[1]
[1]
[1]
[1]
[1]
[1]
[1]
[1]
[1]
[1]
[1]
[1]
[1]
[1]
[1]
[1]
= 3.3 V, EMC Dynamic Read Config Register = 0x1 (RD = 01),
Min
-
4 + T
-
3 + T
-
4 + T
-
4 + T
-
4 + T
-
4 + T
2.6 + T
2.6 + T
-
3.8 + T
cy(CCLK)
cy(CCLK)
cy(CCLK)
cy(CCLK)
cy(CCLK)
cy(CCLK)
cy(CCLK)
cy(CCLK)
cy(CCLK)
Typ
3 + T
3 + T
3 + T
2.3 + T
3.4 + T
3 + T
3.4 + T
3 + T
3 + T
2.1 + T
2.6 + T
2.3 + T
1.5 + T
1.3 + T
2.6 + T
3.4 + T
Single-chip 16-bit/32-bit micro
cy(CCLK)
cy(CCLK)
cy(CCLK)
cy(CCLK)
cy(CCLK)
cy(CCLK)
cy(CCLK)
cy(CCLK)
cy(CCLK)
cy(CCLK)
cy(CCLK)
cy(CCLK)
cy(CCLK)
cy(CCLK)
cy(CCLK)
cy(CCLK)
Max
1.5 + T
-
1.5 + T
-
2.1 + T
-
2.1 + T
-
1.3 + T
-
1.4 + T
-
-
-
3 + T
-
LPC2468
© NXP B.V. 2011. All rights reserved.
cy(CCLK)
cy(CCLK)
cy(CCLK)
cy(CCLK)
cy(CCLK)
cy(CCLK)
cy(CCLK)
62 of 85
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns

Related parts for LPC2468