LPC2468 NXP Semiconductors, LPC2468 Datasheet - Page 33

no-image

LPC2468

Manufacturer Part Number
LPC2468
Description
NXP Semiconductors designed the LPC2468 microcontroller around a 16-bit/32-bitARM7TDMI-S CPU core with real-time debug interfaces that include both JTAG andembedded trace
Manufacturer
NXP Semiconductors
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LPC2468FBD
Manufacturer:
NXP
Quantity:
5 000
Part Number:
LPC2468FBD
Manufacturer:
NXP
Quantity:
26
Part Number:
LPC2468FBD208
Manufacturer:
FUJI
Quantity:
100
Part Number:
LPC2468FBD208
Manufacturer:
NXP
Quantity:
5 000
Part Number:
LPC2468FBD208
Manufacturer:
NXP
Quantity:
26
Part Number:
LPC2468FBD208
Manufacturer:
NXP
Quantity:
20 000
Part Number:
LPC2468FBD208
0
Company:
Part Number:
LPC2468FBD208
Quantity:
600
Part Number:
LPC2468FBD208+551
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
LPC2468FBD208,551
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Part Number:
LPC2468FBD208.551
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
LPC2468FBD208K
0
Part Number:
LPC2468FET208
0
Part Number:
LPC2468FET208+551
Manufacturer:
NXP/恩智浦
Quantity:
20 000
NXP Semiconductors
LPC2468
Product data sheet
7.11.2.1 Features
7.11.3.1 Features
7.12.1 Features
7.11.3 USB OTG controller
7.12 CAN controller and acceptance filters
USB OTG is a supplement to the USB 2.0 Specification that augments the capability of
existing mobile devices and USB peripherals by adding host functionality for connection to
USB peripherals.
The OTG Controller integrates the host controller, device controller, and a master-only I
interface to implement OTG dual-role device functionality. The dedicated I
controls an external OTG transceiver.
The Controller Area Network (CAN) is a serial communications protocol which efficiently
supports distributed real-time control with a very high level of security. Its domain of
application ranges from high-speed networks to low cost multiplex wiring.
The CAN block is intended to support multiple CAN buses simultaneously, allowing the
device to be used as a gateway, switch, or router between two of CAN buses in industrial
or automotive applications.
Each CAN controller has a register structure similar to the NXP SJA1000 and the PeliCAN
Library block, but the 8-bit registers of those devices have been combined in 32-bit words
to allow simultaneous access in the ARM environment. The main operational difference is
that the recognition of received Identifiers, known in CAN terminology as Acceptance
Filtering, has been removed from the CAN controllers and centralized in a global
Acceptance Filter.
OHCI compliant.
Two downstream ports.
Supports per-port power switching.
Fully compliant with On-The-Go supplement to the USB 2.0 Specification, Revision
1.0a.
Hardware support for Host Negotiation Protocol (HNP).
Includes a programmable timer required for HNP and Session Request Protocol
(SRP).
Supports any OTG transceiver compliant with the OTG Transceiver Specification
(CEA-2011), Rev. 1.0.
Two CAN controllers and buses.
Data rates to 1 Mbit/s on each bus.
32-bit register and RAM access.
Compatible with CAN specification 2.0B, ISO 11898-1.
Global Acceptance Filter recognizes 11-bit and 29-bit receive identifiers for all CAN
buses.
All information provided in this document is subject to legal disclaimers.
Rev. 6.1 — 6 September 2011
Single-chip 16-bit/32-bit micro
LPC2468
© NXP B.V. 2011. All rights reserved.
2
C interface
33 of 85
2
C

Related parts for LPC2468