LPC2468 NXP Semiconductors, LPC2468 Datasheet - Page 34

no-image

LPC2468

Manufacturer Part Number
LPC2468
Description
NXP Semiconductors designed the LPC2468 microcontroller around a 16-bit/32-bitARM7TDMI-S CPU core with real-time debug interfaces that include both JTAG andembedded trace
Manufacturer
NXP Semiconductors
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LPC2468FBD
Manufacturer:
NXP
Quantity:
5 000
Part Number:
LPC2468FBD
Manufacturer:
NXP
Quantity:
26
Part Number:
LPC2468FBD208
Manufacturer:
FUJI
Quantity:
100
Part Number:
LPC2468FBD208
Manufacturer:
NXP
Quantity:
5 000
Part Number:
LPC2468FBD208
Manufacturer:
NXP
Quantity:
26
Part Number:
LPC2468FBD208
Manufacturer:
NXP
Quantity:
20 000
Part Number:
LPC2468FBD208
0
Company:
Part Number:
LPC2468FBD208
Quantity:
600
Part Number:
LPC2468FBD208+551
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
LPC2468FBD208,551
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Part Number:
LPC2468FBD208.551
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
LPC2468FBD208K
0
Part Number:
LPC2468FET208
0
Part Number:
LPC2468FET208+551
Manufacturer:
NXP/恩智浦
Quantity:
20 000
NXP Semiconductors
LPC2468
Product data sheet
7.13.1 Features
7.14.1 Features
7.15.1 Features
7.13 10-bit ADC
7.14 10-bit DAC
7.15 UARTs
The LPC2468 contains one ADC. It is a single 10-bit successive approximation ADC with
eight channels.
The DAC allows the LPC2468 to generate a variable analog output. The maximum output
value of the DAC is V
The LPC2468 contains four UARTs. In addition to standard transmit and receive data
lines, UART1 also provides a full modem control handshake interface.
The UARTs include a fractional baud rate generator. Standard baud rates such as
115200 Bd can be achieved with any crystal frequency above 2 MHz.
Acceptance Filter can provide Full CAN-style automatic reception for selected
Standard Identifiers.
FullCAN messages can generate interrupts.
10-bit successive approximation ADC
Input multiplexing among 8 pins
Power-down mode
Measurement range 0 V to V
10-bit conversion time  2.44 s
Burst conversion mode for single or multiple inputs
Optional conversion on transition of input pin or Timer Match signal
Individual result registers for each ADC channel to reduce interrupt overhead
10-bit DAC
Resistor string architecture
Buffered output
Power-down mode
Selectable output drive
16 B Receive and Transmit FIFOs.
Register locations conform to 16C550 industry standard.
Receiver FIFO trigger points at 1 B, 4 B, 8 B, and 14 B.
Built-in fractional baud rate generator covering wide range of baud rates without a
need for external crystals of particular values.
All information provided in this document is subject to legal disclaimers.
Rev. 6.1 — 6 September 2011
i(VREF)
.
i(VREF)
Single-chip 16-bit/32-bit micro
LPC2468
© NXP B.V. 2011. All rights reserved.
34 of 85

Related parts for LPC2468