LPC2212_2214 NXP Semiconductors, LPC2212_2214 Datasheet - Page 22

• Manufacturer Part Number: LPC2212_2214
• Description: The LPC2212/2214 are based on a 16/32-bit ARM7TDMI-S CPU with real-time emulationand embedded trace support, together with 128/256 kB of embedded high-speed flashmemory
• Manufacturer: NXP Semiconductors

NXP Semiconductors
LPC2212_2214
Product data sheet
6.18.1 Crystal oscillator
6.18.2 PLL
6.18.3 Reset and wake-up timer
6.18 System control
The oscillator supports crystals in the range of 1 MHz to 30 MHz. The oscillator output
frequency is called f
purposes of rate equations, etc. f
running and connected. Refer to
The PLL accepts an input clock frequency in the range of 10 MHz to 25 MHz. The input
frequency is multiplied up into the range of 10 MHz to 60 MHz with a Current Controlled
Oscillator (CCO). The multiplier can be an integer value from 1 to 32 (in practice, the
multiplier value cannot be higher than 6 on this family of microcontrollers due to the upper
frequency limit of the CPU). The CCO operates in the range of 156 MHz to 320 MHz, so
there is an additional divider in the loop to keep the CCO within its frequency range while
the PLL is providing the desired output frequency. The output divider may be set to divide
by 2, 4, 8, or 16 to produce the output clock. Since the minimum output divider value is 2,
it is insured that the PLL output has a 50 % duty cycle. The PLL is turned off and
bypassed following a chip Reset and may be enabled by software. The program must
configure and activate the PLL, wait for the PLL to Lock, then connect to the PLL as a
clock source. The PLL settling time is 100 s.
Reset has two sources on the LPC2212/2214: the RESET pin and Watchdog Reset. The
RESET pin is a Schmitt trigger input pin with an additional glitch filter. Assertion of chip
Reset by any source starts the Wake-up Timer (see Wake-up Timer description below),
causing the internal chip reset to remain asserted until the external Reset is de-asserted,
the oscillator is running, a fixed number of clocks have passed, and the on-chip flash
controller has completed its initialization.
When the internal Reset is removed, the processor begins executing at address 0, which
is the Reset vector. At that point, all of the processor and peripheral registers have been
initialized to predetermined values.
The Wake-up Timer ensures that the oscillator and other analog functions required for
chip operation are fully functional before the processor is allowed to execute instructions.
This is important at power on, all types of Reset, and whenever any of the aforementioned
•
•
•
•
•
Pulse period and width can be any number of timer counts. This allows complete
flexibility in the trade-off between resolution and repetition rate. All PWM outputs will
occur at the same repetition rate.
Double edge controlled PWM outputs can be programmed to be either positive going
or negative going pulses.
Match register updates are synchronized with pulse outputs to prevent generation of
erroneous pulses. Software must ‘release’ new match values before they can become
effective.
May be used as a standard timer if the PWM mode is not enabled.
A 32-bit Timer/Counter with a programmable 32-bit Prescaler.
All information provided in this document is subject to legal disclaimers.
osc
and the ARM processor clock frequency is referred to as CCLK for
Rev. 5 — 14 June 2011
osc
Section 6.18.2 “PLL”
and CCLK are the same value unless the PLL is
Single-chip 16/32-bit ARM microcontrollers
for additional information.
LPC2212/2214
© NXP B.V. 2011. All rights reserved.
22 of 47