M42800A Atmel Corporation, M42800A Datasheet - Page 198

no-image

M42800A

Manufacturer Part Number
M42800A
Description
Manufacturer
Atmel Corporation
Datasheets

Specifications of M42800A

Flash (kbytes)
0 Kbytes
Pin Count
144
Max. Operating Frequency
33 MHz
Cpu
ARM7TDMI
Hardware Qtouch Acquisition
No
Max I/o Pins
54
Ext Interrupts
54
Usb Speed
No
Usb Interface
No
Spi
2
Uart
2
Graphic Lcd
No
Video Decoder
No
Camera Interface
No
Resistive Touch Screen
No
Temp. Sensor
No
Crypto Engine
No
Sram (kbytes)
8
Self Program Memory
NO
External Bus Interface
1
Dram Memory
No
Nand Interface
No
Picopower
No
Temp. Range (deg C)
-40 to 85
I/o Supply Class
3.3/5.0
Fpu
No
Mpu / Mmu
no / no
Timers
6
Output Compare Channels
6
Input Capture Channels
6
32khz Rtc
Yes
Calibrated Rc Oscillator
No
AC and DC Parameters
7.22
7-26
Address latch enable control
Figure 7-22 shows the ARM7TDMI reset period timing. The timing parameters used in
Figure 7-22 are listed in Table 7-21.
In Figure 7-22, T
address in phase 2. If ALE is driven LOW after T
is known as address breakthrough.
Note
Copyright © 1994-2001. All rights reserved.
MAS[1:0]
nTRANS
ald
A[31:0]
MCLK
LOCK
nOPC
is the time by which ALE must be driven LOW to latch the current
nRW
ALE
Symbol
T
T
T
ald
ale
aleh
Table 7-21 ALE address control timing parameters
Parameter
Address group latch output time
Address group latch open output delay
Address group latch output hold time
Phase 1
T
ale
ald
, then a new address is latched. This
T
aleh
Figure 7-22 ALE control timing
T
ald
Phase 2
ARM DDI 0029G
Maximum
Maximum
Minimum
Parameter
type

Related parts for M42800A