ATxmega64A3 Atmel Corporation, ATxmega64A3 Datasheet - Page 70

no-image

ATxmega64A3

Manufacturer Part Number
ATxmega64A3
Description
Manufacturer
Atmel Corporation
Datasheets

Specifications of ATxmega64A3

Flash (kbytes)
64 Kbytes
Pin Count
64
Max. Operating Frequency
32 MHz
Cpu
8-bit AVR
# Of Touch Channels
16
Hardware Qtouch Acquisition
No
Max I/o Pins
50
Ext Interrupts
50
Usb Speed
No
Usb Interface
No
Spi
10
Twi (i2c)
2
Uart
7
Graphic Lcd
No
Video Decoder
No
Camera Interface
No
Adc Channels
16
Adc Resolution (bits)
12
Adc Speed (ksps)
2000
Analog Comparators
4
Resistive Touch Screen
No
Dac Channels
2
Dac Resolution (bits)
12
Temp. Sensor
Yes
Crypto Engine
AES/DES
Sram (kbytes)
4
Eeprom (bytes)
2048
Self Program Memory
YES
Dram Memory
No
Nand Interface
No
Picopower
Yes
Temp. Range (deg C)
-40 to 85
I/o Supply Class
1.6 to 3.6
Operating Voltage (vcc)
1.6 to 3.6
Fpu
No
Mpu / Mmu
no / no
Timers
7
Output Compare Channels
22
Input Capture Channels
22
Pwm Channels
22
32khz Rtc
Yes
Calibrated Rc Oscillator
Yes

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ATxmega64A3-AU
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATxmega64A3-AU
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
ATxmega64A3-AUR
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATxmega64A3U-AU
Manufacturer:
ACTEL
Quantity:
101
Part Number:
ATxmega64A3U-AU
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATxmega64A3U-AUR
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATxmega64A3U-MH
Manufacturer:
TI/德州仪器
Quantity:
20 000
6.7.2
8077H–AVR–12/09
QDEC Setup
Figure 6-4.
Figure 6-4
QDPH90 are the two quadrature signals. When QDPH90 leads QDPH0, the rotation is defined
as positive or forward. When QDPH0 leads QDPH90, the rotation is defined as negative, or
reverse. The concatenation of the two phase signals is called the quadrature state or the phase
state.
In order to know the absolute rotary displacement a third index signal (QDINDX) can be used.
This gives an indication once per revolution.
For a full QDEC setup the following is required:
The following procedure should be used for QDEC setup:
• I/O port pins - quadrature signal input
• The Event System - quadrature decoding
• A Timer/Counter - up, down and optional index count
• Choose two successive pins on a port as QDEC phase inputs.
• Set pin direction for QDPH0 and QDPH90 as input.
• Set pin configuration for QDPH0 and QDPH90 to low level sense.
• Select QDPH0 pin as multiplexer input for an event channel, n.
• Enable quadrature decoding and digital filtering in the Event Channel.
• Optional:
• Set quadrature decoding as event action for a Timer/Counter.
• Select Event Channel n as event source the Timer/Counter.
a. Setup QDEC index (QINDX).
b. Select a third pin for QINDX input.
c. Set pin direction for QINDX as input.
d. Set pin configuration for QINDX to sense both edges.
e. Select QINDX as multiplexer input for Event Channel n+1
f.
g. Select the Index Recognition mode for Event Channel n+1.
Set the Quadrature Index Enable bit in Event Channel n+1.
shows typical quadrature signals from a rotary encoder. The signals QDPH0 and
Quadrature signals from a rotary encoder
Forward Direction
Backward
Direction
QDPH90
QDPH90
QDINDX
QDINDX
QDPH0
QDPH0
00
01
1 cycle / 4 states
10
11
11
10
01
00
XMEGA A
70

Related parts for ATxmega64A3