ATxmega64A3 Atmel Corporation, ATxmega64A3 Datasheet - Page 305

no-image

ATxmega64A3

Manufacturer Part Number
ATxmega64A3
Description
Manufacturer
Atmel Corporation
Datasheets

Specifications of ATxmega64A3

Flash (kbytes)
64 Kbytes
Pin Count
64
Max. Operating Frequency
32 MHz
Cpu
8-bit AVR
# Of Touch Channels
16
Hardware Qtouch Acquisition
No
Max I/o Pins
50
Ext Interrupts
50
Usb Speed
No
Usb Interface
No
Spi
10
Twi (i2c)
2
Uart
7
Graphic Lcd
No
Video Decoder
No
Camera Interface
No
Adc Channels
16
Adc Resolution (bits)
12
Adc Speed (ksps)
2000
Analog Comparators
4
Resistive Touch Screen
No
Dac Channels
2
Dac Resolution (bits)
12
Temp. Sensor
Yes
Crypto Engine
AES/DES
Sram (kbytes)
4
Eeprom (bytes)
2048
Self Program Memory
YES
Dram Memory
No
Nand Interface
No
Picopower
Yes
Temp. Range (deg C)
-40 to 85
I/o Supply Class
1.6 to 3.6
Operating Voltage (vcc)
1.6 to 3.6
Fpu
No
Mpu / Mmu
no / no
Timers
7
Output Compare Channels
22
Input Capture Channels
22
Pwm Channels
22
32khz Rtc
Yes
Calibrated Rc Oscillator
Yes

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ATxmega64A3-AU
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATxmega64A3-AU
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
ATxmega64A3-AUR
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATxmega64A3U-AU
Manufacturer:
ACTEL
Quantity:
101
Part Number:
ATxmega64A3U-AU
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATxmega64A3U-AUR
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATxmega64A3U-MH
Manufacturer:
TI/德州仪器
Quantity:
20 000
8077H–AVR–12/09
Table 25-5.
• Bits 2:0 - EVACT[2:0]: ADC Event Mode
These bits define how many of the selected event channel that are in use, and also some spe-
cial event modes as defined in
sweep triggered by a single event, or an event re-synchronized conversion to achieve a very
accurate timing for the conversion.
Table 25-6.
EVACT[2:0]
EVSEL[2:0]
000
001
010
011
100
101
110
111
000
001
010
011
100
101
110
111
ADC Event Line Select
ADC Event Mode Select
Group Configuration
SYNCSWEEP
CH0123
SWEEP
CH012
NONE
CH01
CH0
Group Configuration
Table 25-5 on page
0123
1234
2345
3456
4567
567
67
7
Event input operation mode
No event inputs
Event channel with the lowest number, defined by EVSEL
triggers conversion on channel 0
Event channel with the two lowest numbers, defined by
EVSEL trigger conversion on channel 0 and 1 respectively
Event channel with the three lowest numbers, defined by
EVSEL trigger conversion on channel 0, 1 and 2 respectively
Event channel defined by EVSEL trigger conversion on
channel 0, 1, 2 and 3 respectively
One sweep of all active ADC channels defined by SWEEP on
incoming event channel with the lowest number, defined by
EVSEL
One sweep of all active ADC channels defined by SWEEP on
incoming event channel with the lowest number, defined by
EVSEL. In addition, the conversion will be synchronized on
event to ensure a very accurate timing for the conversion.
Reserved
Selected event lines
Event channel 0, 1, 2, 3 as selected inputs
Event channel 1, 2, 3, 4 as selected inputs
Event channel 2, 3, 4, 5 as selected inputs
Event channel 3, 4, 5, 6 as selected inputs
Event channel 4, 5, 6, 7 as selected inputs
Event channel 5, 6, 7 as selected inputs (Max 3
event inputs in use)
Event channel 6, 7 as selected inputs (Max 2 event
inputs in use)
Event channel 7 as selected input (Max 1 event
input in use)
305. This is for instance a complete channel
XMEGA A
305

Related parts for ATxmega64A3