DS21Q55 Maxim Integrated Products, DS21Q55 Datasheet - Page 159

IC TXRX QUAD T1/E1/J1 SCT 256BGA

DS21Q55

Manufacturer Part Number
DS21Q55
Description
IC TXRX QUAD T1/E1/J1 SCT 256BGA
Manufacturer
Maxim Integrated Products
Datasheet

Specifications of DS21Q55

Function
Transceiver
Interface
E1, J1, T1
Number Of Circuits
4
Voltage - Supply
3.14 V ~ 3.47 V
Current - Supply
75mA
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
256-BGA
Includes
BERT Generator and Detector, Dual HDLC Controllers
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Power (watts)
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DS21Q55
Manufacturer:
DS
Quantity:
959
Part Number:
DS21Q55
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
DS21Q552
Manufacturer:
DS
Quantity:
7
Part Number:
DS21Q552
Manufacturer:
DALLAS
Quantity:
319
Part Number:
DS21Q552
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
DS21Q552+
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
DS21Q552BN+
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
DS21Q552N+
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
DS21Q554
Manufacturer:
DS
Quantity:
20
Part Number:
DS21Q554
Manufacturer:
AD
Quantity:
301
Part Number:
DS21Q554
Manufacturer:
DALLAS
Quantity:
20 000
Part Number:
DS21Q554B+
Manufacturer:
MAXIM/美信
Quantity:
20 000
Register Name:
Register Description:
Register Address:
Bit #
Name
Default
Bit 0/Loss-of-Transmit Clock Condition (LOLITC)
Bit 1/Transmit Open-Circuit Detect Condition (TOCD)
Bit 2/Transmit Current-Limit Exceeded Condition (TCLE)
Bit 3/Line Interface Receive Carrier-Loss Condition (LRCL)
Bit 4/Jitter Attenuator Limit Trip Event (JALT)
Bit 5/Receive Signaling Change-of-State Event (RSCOS)
Bit 6/Timer Event (TIMER)
Bit 7/Input Level Under Threshold (ILUT)
0 = interrupt masked
1 = interrupt enabled—generates interrupts on rising and falling edges
0 = interrupt masked
1 = interrupt enabled—generates interrupts on rising and falling edges
0 = interrupt masked
1 = interrupt enabled—generates interrupts on rising and falling edges
0 = interrupt masked
1 = interrupt enabled—generates interrupts on rising and falling edges
0 = interrupt masked
1 = interrupt enabled
0 = interrupt masked
1 = interrupt enabled
0 = interrupt masked
1 = interrupt enabled
0 = interrupt masked
1 = interrupt enabled
ILUT
7
0
TIMER
IMR1
Interrupt Mask Register 1
17h
6
0
RSCOS
5
0
JALT
4
0
159 of 237
LRCL
0
3
TCLE
2
0
TOCD
1
0
LOLITC
0
0

Related parts for DS21Q55