PI7C9X111SLBFDE Pericom Semiconductor, PI7C9X111SLBFDE Datasheet - Page 27

no-image

PI7C9X111SLBFDE

Manufacturer Part Number
PI7C9X111SLBFDE
Description
Manufacturer
Pericom Semiconductor
Datasheet

Specifications of PI7C9X111SLBFDE

Lead Free Status / Rohs Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PI7C9X111SLBFDE
Manufacturer:
PERICOM
Quantity:
20 000
Company:
Part Number:
PI7C9X111SLBFDEX
Quantity:
971
Company:
Part Number:
PI7C9X111SLBFDEX
Quantity:
3 630
6.3.5
6.3.6
Pericom Semiconductor - Confidential
REVISION ID REGISTER – OFFSET 08h
CLASS CODE REGISTER – OFFSET 08h
BIT
26:25
27
28
29
30
31
BIT
7:0
BIT
15:8
23:16
31:24
FUNCTION
DEVSEL_L Timing
(medium decode)
Signaled Target Abort
Received Target Abort
Received Master Abort
Signaled System Error
Detected Parity Error
FUNCTION
Revision
FUNCTION
Programming Interface
Sub-Class Code
Base Class Code
RO
RWC
RWC
TYPE
TYPE
TYPE
RWC
RWC
RWC
RO
RO
RO
RO
Page 27 of 78
DESCRIPTION
These bits apply to reverse bridge only.
00: fast DEVSEL_L decoding
01: medium DEVSEL_L decoding
10: slow DEVSEL_L decoding
11: reserved
Reset to 00 when forward bridge or 01 when reverse bridge.
FORWARD BRIDGE –
This bit is set when PI7C9X111SL completes a request using completer abort
status on the primary
REVERSE BRIDGE –
This bit is set to indicate a target abort on the primary
Reset to 0
FORWARD BRIDGE –
This bit is set when PI7C9X111SL receives a completion with completer
abort completion status on the primary
REVERSE BRIDGE –
This bit is set when PI7C9X111SL detects a target abort on the primary
Reset to 0
FORWARD BRIDGE –
This bit is set when PI7C9X111SL receives a completion with unsupported
request completion status on the primary
REVERSE BRIDGE –
This bit is set when PI7C9X111SL detects a master abort on the primary
FORWARD BRIDGE –
This bit is set when PI7C9X111SL sends an ERR_FATAL or
ERR_NON_FATAL message on the primary
REVERSE BRIDGE –
This bit is set when PI7C9X111SL asserts SERR_L on the primary
Reset to 0
FORWARD BRIDGE –
This bit is set when poisoned TLP is detected on the primary
REVERSE BRIDGE –
This bit is set when address or data parity error is detected on the primary
Reset to 0
DESCRIPTION
Reset to 00000002h
DESCRIPTION
Subtractive decoding of PCI-PCI bridge not supported
Reset to 00000000
Sub-Class Code
00000100: PCI-to-PCI bridge
Reset to 00000100
Base class code
00000110: Bridge Device
Reset to 00000110
Feb, 2010, Revision 1.5
PCIe-to-PCI Reversible Bridge
PI7C9X111SL

Related parts for PI7C9X111SLBFDE