PI7C8154BNA Pericom Semiconductor, PI7C8154BNA Datasheet - Page 110
![no-image](/images/manufacturer_photos/0/5/521/pericom_semiconductor_sml.jpg)
PI7C8154BNA
Manufacturer Part Number
PI7C8154BNA
Description
Manufacturer
Pericom Semiconductor
Datasheet
1.PI7C8154BNA.pdf
(111 pages)
Specifications of PI7C8154BNA
Operating Temperature (min)
0C
Operating Temperature Classification
Commercial
Operating Temperature (max)
85C
Package Type
BGA
Rad Hardened
No
Lead Free Status / Rohs Status
Not Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PI7C8154BNAE
Manufacturer:
PERICOM
Quantity:
20 000
06-0008
17.5
17.6
17.7
17.8
33MHZ PCI SIGNALING TIMING
RESET TIMING
GPIO TIMING (66MHZ & 33MHZ)
JTAG TIMING
1. Measured between 0.8V to 2.0V
2. Measured between 2.0V to 0.8V
3. C1=50pF
Symbol
T
T
T
T
T
Symbol
T
T
T
T
T
T
Symbol
T
T
T
T
T
T
T
T
T
T
Symbol
T
T
T
T
T
T
T
T
T
T
SKEW
DELAY
CYCLE
HIGH
LOW
RST
RST-CLK
RST-OFF
SRST
SRST-ON
DRST
VGPIO
GON
GOF
GSU
GH
GCVAL
GCYC
GSVAL
MSU
MH
IF
JP
JHT
JLT
JRT
JFT
JE
JH
JD
JFD
F
Parameter
SKEW among S_CLKOUT[9:0]
DELAY between PCLK and S_CLKOUT[9:0]
P_CLK, S_CLKOUT[9:0] cycle time
P_CLK, S_CLKOUT[9:0] HIGH time
P_CLK, S_CLKOUT[9:0] LOW time
Parameter
P_RESET# active time after power stable
P_RESET# active time after P_CLK stable
P_RESET# active-to-output float delay
S_RESET# active after P_RESET# assertion
S_RESET# active time after S_CLKIN stable
S_RESET# deassertion after P_RESET# deassertion
Parameter
S_CLKIN to GPIO output valid
GPIO float to output valid
GPIO active to float delay
GPIO-to-S_CLKIN setup time
GPIO hold time after S_CLKIN
S_CLKIN-to-GPIO shift clock output valid
GPIO[0] cycle time
GPIO[0] to GPIO[2] shift control output valid
MSK_IN setup time to GPIO[0]
MSK_IN hold time after GPIO[0]
Parameter
TCK frequency
TCK period
TCK HIGH time
TCK LOW time
TCK rise time
TCK fall time
TDI, TMS setup time to TCK rising edge
TDI, TMS hold time from TCK rising edge
TDO valid delay from TCK falling edge
TDO float delay from TCK falling edge
2
1
Page 110 of 111
3
Condition
20pF load
MARCH 2006 REVISION 1.12
ASYNCHRONOUS 2-PORT
Min.
Min.
Min.
Min.
3.47
100
100
100
30
11
11
20
30
15
45
45
10
25
0
0
1
2
2
7
0
0
-
-
-
-
-
-
-
-
-
PCI-to-PCI BRIDGE
Max.
Max.
Max.
Max.
0.250
4.20
13.5
40
40
25
12
28
10
10
10
30
30
∞
∞
8
-
-
-
-
-
-
-
-
-
-
-
-
PI7C8154B
Units
Units
Units
Units
cycles
MHz
ns
us
us
ns
ns
us
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns