MT46H32M16LFBF-6 AT:C Micron Technology Inc, MT46H32M16LFBF-6 AT:C Datasheet - Page 13

• Manufacturer Part Number: MT46H32M16LFBF-6 AT:C
• Manufacturer: Micron Technology Inc

Specifications of MT46H32M16LFBF-6 AT:C

• Lead Free Status / Rohs Status: Supplier Unconfirmed

Ball Descriptions
Table 3: Ball Descriptions
PDF: 09005aef83dd2b3e
t67m_512mb_mobile_lpddr.pdf - Rev. E 6/11 EN
LDQS, UDQS (x16)
RAS#, CAS#, WE#
UDM, LDM (x16)
DQ[15:0] (x16)
DQ[31:0] (x32)
DQS[3:0] (x32)
DM[3:0] (x32)
CKE0, CKE1
CS0#, CS1#
BA0, BA1
Symbol
CK, CK#
A[13:0]
V
TEST
CKE
CS#
TQ
DDQ
Output
output
output
Supply
Input/
Input/
Input
Input
Input
Input
Input
Input
Input
Input
Type
The ball descriptions table is a comprehensive list of all possible balls for all supported
packages. Not all balls listed are supported for a given package.
Description
Clock: CK is the system clock input. CK and CK# are differential clock inputs. All ad-
dress and control input signals are sampled on the crossing of the positive edge of CK
and the negative edge of CK#. Input and output data is referenced to the crossing of
CK and CK# (both directions of the crossing).
Clock enable: CKE HIGH activates, and CKE LOW deactivates, the internal clock signals,
input buffers, and output drivers. Taking CKE LOW enables PRECHARGE power-down
and SELF REFRESH operations (all banks idle), or ACTIVE power-down (row active in
any bank). CKE is synchronous for all functions except SELF REFRESH exit. All input buf-
fers (except CKE) are disabled during power-down and self refresh modes.
CKE0 is used for a single LPDDR product.
CKE1 is used for dual LPDDR products and is considered RFU for single LPDDR MCPs.
Chip select: CS# enables (registered LOW) and disables (registered HIGH) the command
decoder. All commands are masked when CS# is registered HIGH. CS# provides for ex-
ternal bank selection on systems with multiple banks. CS# is considered part of the
command code.
CS0# is used for a single LPDDR product.
CS1# is used for dual LPDDR products and is considered RFU for single LPDDR MCPs.
Command inputs: RAS#, CAS#, and WE# (along with CS#) define the command being
entered.
Input data mask: DM is an input mask signal for write data. Input data is masked
when DM is sampled HIGH along with that input data during a WRITE access. DM is
sampled on both edges of DQS. Although DM balls are input-only, the DM loading is
designed to match that of DQ and DQS balls.
Bank address inputs: BA0 and BA1 define to which bank an ACTIVE, READ, WRITE, or
PRECHARGE command is being applied. BA0 and BA1 also determine which mode reg-
ister is loaded during a LOAD MODE REGISTER command.
Address inputs: Provide the row address for ACTIVE commands, and the column ad-
dress and auto precharge bit (A10) for READ or WRITE commands, to select one
location out of the memory array in the respective bank. During a PRECHARGE com-
mand, A10 determines whether the PRECHARGE applies to one bank (A10 LOW, bank
selected by BA0, BA1) or all banks (A10 HIGH). The address inputs also provide the op-
code during a LOAD MODE REGISTER command. The maximum address range is de-
pendent upon configuration. Unused address balls become RFU.
Test pin: Must be tied to V
Data input/output: Data bus for x16 and x32.
Data strobe: Output with read data, input with write data. DQS is edge-aligned with
read data, center-aligned in write data. It is used to capture data.
Temperature sensor output: TQ HIGH when LPDDR T
DQ power supply.
13
SS
or V
512Mb: x16, x32 Mobile LPDDR SDRAM
SSQ
Micron Technology, Inc. reserves the right to change products or specifications without notice.
in normal operations.
J
exceeds 85°C.
© 2009 Micron Technology, Inc. All rights reserved.
Ball Descriptions