NCN6000DTBR2 ON Semiconductor, NCN6000DTBR2 Datasheet
NCN6000DTBR2
Specifications of NCN6000DTBR2
Available stocks
Related parts for NCN6000DTBR2
NCN6000DTBR2 Summary of contents
Page 1
... NCN6000DTBG TSSOP−20* 75 Units / Rail NCN6000DTBR2 TSSOP−20* 2500/Tape & Reel NCN6000DTBR2G TSSOP−20* 2500/Tape & Reel †For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D. *This package is inherently Pb−Free. ...
Page 2
PB7 A0 2 PB6 A1 L out_H 3 PB5 L PGM out_L 4 PB4 PWR_GND PWR_ON 5 PB3 GROUND STATUS 6 PB2 CS CRD_V 7 PB1 CRD_IO RESET 8 PB0 CRD_CLK I/O 9 IRQ ...
Page 3
INT 9 GND +V bat PGM CLOCK_IN 4 PWR_ON V bat STATUS GND V bat_OK I RESET NCN6000 ...
Page 4
NCN6000 http://onsemi.com 4 ...
Page 5
The programming can be achieved with the card powered ON or OFF. The identification of the interrupt is carried out by polling the STATUS pin, the Vbat voltage and the DC−DC results being provided on the same pin as depicted ...
Page 6
ABBREVIATIONS Lout_H DC−DC External Inductor Lout_L DC−DC External Inductor Cout Output Capacitor VCC Card Power Supply Input Icc Current at CRD_VCC Pin Class A 5.0 V Smart Card Class B 3.0 V Smart Card CS Chip Select (from MPU) Z ...
Page 7
PIN FUNCTIONS AND DESCRIPTION (continued) Pin Name Type 8 I/O Input/Output Pull Up 9 INT OUTPUT Pull Down 10 CLOCK_IN CLOCK INPUT High Impedance 11 CRD_DET INPUT 12 CRD_RST OUTPUT 13 CRD_CLK OUTPUT 14 CRD_IO I/O 15 CRD_VCC POWER 16 ...
Page 8
PIN FUNCTIONS AND DESCRIPTION (continued) Pin Name Type 19 Lout_H POWER 20 Vbat POWER MAXIMUM RATINGS (Note 1) Rating Battery Supply Voltage Battery Supply Current (Note 2) Power Supply Voltage Power Supply Current Digital Input Pins Digital Input Pins Digital ...
Page 9
POWER SUPPLY SECTION (−25°C to +85°C ambient temperature, unless otherwise noted.) Rating Power Supply Standby Supply Current Conditions: PWR_ON = L, STATUS = H, CLOCK_IN = All other logic inputs and outputs are open: Vbat = ...
Page 10
DIGITAL PARAMETERS SECTION @ 2.70 VvVbatv6.0 V, NORMAL OPERATING MODE temperature, unless otherwise noted.) Note: Digital inputs undershoot < −0. ground, Digital inputs overshoot <0. Vbat Rating Input Asynchronous Clock Duty Cycle = 50% @ Vbat ...
Page 11
SMART CARD SECTION (−25°C to +85°C ambient temperature, unless otherwise noted.) Rating CRD_RST @ CRD_VCC = +5 Icrd_rst = −20 mA Output RESET Icrd_rst = 200 mA Output RESET V OL Output RESET Rise Time ...
Page 12
Programming and Status Functions The NCN6000 features a programming interface and a status interface. Figure 4 illustrates the programming mode. Table 1. Programming and Status Functions Pinout Logic CRD_VCC CLOCK_IN Prg. 3.0 V/5.0 V Divide Ratio Pins Name 5 STATUS ...
Page 13
Card VCC, Card CLOCK and Card Detection Polarity Programming The CRD_VCC and CLOCK_IN programming options allows matching the system frequency with the card clock frequency, and to select 3 5.0 V CRD_VCC supply. The CRD_DET programming option allows ...
Page 14
DC−DC Converter and Card Detector Status The NCN6000 status can be polled when Please consult Figures 4 and 5 for a description of input and output signals. The status message is described in Table 4. Note: in ...
Page 15
Basic Operating Modes Flow Chart The NCN6000 brings all the functions necessary to handle data communication between a host computer and the smart card. The built−in Chip Select pin provides a simple way to share the same MPU bus with ...
Page 16
Programming Mode The programming mode allows the configuration of the card power supply, card clock and Card Detection input logic polarity. These signals (CRD_VCC, CRD_CLK and CRD_DET) are described in the pin description paragraph associated with Tables 1 and 3 ...
Page 17
Transaction Mode During the transaction mode, the NCN6000 maintains power supply and clock signal to the card. All the signal levels related with the card are translated as necessary to cope with the MPU and the card. The DC−DC converter ...
Page 18
CARD EXTRACTION DETECTED CRD_VCC Voltage CRD_CLK CRD_RST CRD_IO Figure 9. Typical Power Down Sequence in the NCN6000 Interface Figure 10. Power Down Sequence Details NCN6000 Digital Filter Delay (50 ms min) http://onsemi.com 18 CRD_VCC CRD_RST CRD_CLK CRD_IO ...
Page 19
Card Detection The card detector circuit provides a 500 kW pull up resistor to bias the CRD_DET pin, yielding a logic High when the pin is left open (assuming a NO switch). The internal logic associated with pin 11 provides ...
Page 20
Figure 12. Card Extraction Detection and Interrupt Signals When the card is extracted, the CRD_DET signal generates an interrupt, assuming the positive pulse width is longer than the digital filter. The oscillogram, Figure 12, depicts the behavior for a Normally ...
Page 21
Power Management The purpose of the power management is to activate the circuit functions needed to run a given mode of operation, yielding a minimum current consumption on the Vbat supply. In the Standby mode (PWR_ON = L), the power ...
Page 22
Vbat Supply Voltage Monitoring The built−in comparator, associated with the band gap reference, continuously monitors the +Vbat input. During the start up, all the NCN6000 functions are deactivated and no data transfer can take place. When the +Vbat voltage rises ...
Page 23
When the input voltage Vbat is lower than the programmed CRD_VCC, the system operates under the boost mode, providing the voltage regulation and current limit to the smart card. In this mode, the external inductor, typically 22 mH, stores the ...
Page 24
Based on the experiments carried out during the NCN6000 characterization, the best comprise, at time of printing this document, is 6.8 mF/10 V/Ceramic/X7R capacitor in parallel to achieve the CRD_VCC filtering. The ESR will not extend 50 mW over the ...
Page 25
Clock Divider The main purpose of the built−in clock generator is threefold: 1. Adapts the voltage level shifter to cope with the different voltages that might exist between the MPU and the Smart Card. 2. Provides a frequency division to ...
Page 26
The example given by the oscillogram here above highlights the delay coming from the internal clock duty cycle resynchronization. In this example, the clock is internally divided by 2 prior to be applied to the CRD_CLK pin. Since the clock ...
Page 27
The CRD_CLK signal is halted in the High logic state, following the Chip Select positive going transition. Logic Input conditions: The CRD_CLK signal is halted in the Low logic state, following the Chip Select positive going transition. Logic Input conditions: ...
Page 28
Figure 28. Command Resume Clock Normal Operation The CRD_CLK signal is resumed in the normal operation, following the Chip Select positive going transition. The previous halted state is irrelevant and the clock signal is synchronized with the internal clock divider ...
Page 29
Bidirectional Level Shifter The NCN6000 carries out the voltage difference between the MPU and the Smart Card I/O signals. When the start sequence is completed, and if no failures have been detected, the device becomes essentially transparent for the data ...
Page 30
Input Schmitt Triggers All the Logic Input pins have built−in Schmitt trigger circuits to prevent the NCN6000 against uncontrolled operation. The typical dynamic characteristics of the related pins are depicted in Figure 33. The output signal is guaranteed to go ...
Page 31
Security Features In order to protect both the interface and the external smart card, the NCN6000 provides security features to prevent catastrophic failures as depicted here after. Pin Current Limitation: In the case of a short circuit to ground, the ...
Page 32
Printed Circuit Board Layout Since the NCN6000 carries high speed currents together with high frequency clock, the printed circuit board must be carefully designed to avoid the risk of uncontrolled operation of the interface. A typical single−sided PCB layout is ...
Page 33
VCC GND mF/6 MHz GND 0.1 mF/ PA4 28 PA5 27 PA6 30 PA7 43 PE0 45 PE1 47 U1 PE2 68HC11E9 49 PE3 44 PE4 ...
Page 34
VCC C1 GND mF/6 MHz GND 0.1 mF/ PA4 28 PA5 27 PA6 30 PA7 43 PE0 45 PE1 47 U1 PE2 68HC11E9 49 PE3 44 PE4 ...
Page 35
Summary Subject PIN FUNCTIONS AND DESCRIPTION MAXIMUM RATINGS POWER SUPPLY SECTION DIGITAL PARAMETERS SECTION SMART CARD INTERFACE SECTION PROGRAMMING AND STATUS FUNCTIONS CARD VCC, CARD CLOCK AND CARD DETECTION POLARITY PROGRAMMING DC−DC CONVERTER AND CARD DETECTOR STATUS CARD POWER SUPPLY ...
Page 36
... F DETAIL DETAIL E N. American Technical Support: 800−282−9855 Toll Free USA/Canada Japan: ON Semiconductor, Japan Customer Focus Center 2−9−1 Kamimeguro, Meguro−ku, Tokyo, Japan 153−0051 Phone: 81−3−5773−3850 http://onsemi.com 36 NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. ...