ADDS-BF533-EZLITE Analog Devices Inc, ADDS-BF533-EZLITE Datasheet - Page 3
![](/photos/39/66/396602/adds-bf533-ezlite_board_bottom_sml.jpg)
ADDS-BF533-EZLITE
Manufacturer Part Number
ADDS-BF533-EZLITE
Description
Manufacturer
Analog Devices Inc
Datasheet
1.ADDS-BF533-EZLITE.pdf
(60 pages)
Specifications of ADDS-BF533-EZLITE
Significant Other Parts
ADV7183 Video Decode
Lead Free Status / Rohs Status
Not Compliant
GENERAL DESCRIPTION
The ADSP-BF531/ADSP-BF532/ADSP-BF533 processors are
members of the Blackfin family of products, incorporating the
Analog Devices/Intel Micro Signal Architecture (MSA). Black-
fin processors combine a dual-MAC state-of-the-art signal
processing engine, the advantages of a clean, orthogonal RISC-
like microprocessor instruction set, and single instruction, mul
tiple data (SIMD) multimedia capabilities into a single
instruction set architecture.
The ADSP-BF531/ADSP-BF532/ADSP-BF533 processors are
completely code and pin-compatible, differing only with respect
to their performance and on-chip memory. Specific perfor
mance and memory configurations are shown in
Table 1. Processor Comparison
By integrating a rich set of industry-leading system peripherals
and memory, Blackfin processors are the platform of choice for
next generation applications that require RISC-like program
mability, multimedia support, and leading-edge signal
processing in one integrated package.
PORTABLE LOW POWER ARCHITECTURE
Blackfin processors provide world-class power management
and performance. Blackfin processors are designed in a low
power and low voltage design methodology and feature
dynamic power management—the ability to vary both the volt
age and frequency of operation to significantly lower overall
Features
SPORTs
UART
SPI
GP Timers
Watchdog Timers
RTC
Parallel Peripheral Interface
GPIOs
Maximum Speed Grade
Package Options:
CSP_BGA
Plastic BGA
LQFP
L1 Instruction SRAM/Cache
L1 Instruction SRAM
L1 Data SRAM/Cache
L1 Data SRAM
L1 Scratchpad
L3 Boot ROM
2
1
1
3
1
1
1
16
16K bytes
16K bytes
16K bytes
4K bytes 4K bytes 4K bytes
1K bytes 1K bytes 1K bytes
400 MHz
160-Ball
169-Ball
176-Lead
2
1
1
3
1
1
1
16
16K bytes
32K bytes
32K bytes
400 MHz
160-Ball
169-Ball
176-Lead
Table
Rev. E | Page 3 of 60 | July 2007
2
1
1
3
1
1
1
16
16K bytes
64K bytes
32K bytes
32K bytes
600 MHz
160-Ball
169-Ball
176-Lead
1.
ADSP-BF531/ADSP-BF532/ADSP-BF533
power consumption. Varying the voltage and frequency can
result in a substantial reduction in power consumption, com
pared with just varying the frequency of operation. This
translates into longer battery life for portable appliances.
SYSTEM INTEGRATION
The ADSP-BF531/ADSP-BF532/ADSP-BF533 processors are
highly integrated system-on-a-chip solutions for the next gener
ation of digital communication and consumer multimedia
applications. By combining industry-standard interfaces with a
high performance signal processing core, users can develop
cost-effective solutions quickly without the need for costly
external components. The system peripherals include a UART
port, an SPI port, two serial ports (SPORTs), four general-pur
pose timers (three with PWM capability), a real-time clock, a
watchdog timer, and a parallel peripheral interface.
ADSP-BF531/ADSP-BF532/ADSP-BF533
PROCESSOR PERIPHERALS
The ADSP-BF531/ADSP-BF532/ADSP-BF533 processors con
tain a rich set of peripherals connected to the core via several
high bandwidth buses, providing flexibility in system configura
tion as well as excellent overall system performance (see the
functional block diagram in
purpose peripherals include functions such as UART, timers
with PWM (pulse-width modulation) and pulse measurement
capability, general-purpose I/O pins, a real-time clock, and a
watchdog timer. This set of functions satisfies a wide variety of
typical system support needs and is augmented by the system
expansion capabilities of the part. In addition to these general-
purpose peripherals, the ADSP-BF531/ADSP-BF532/
ADSP-BF533 processors contain high speed serial and parallel
ports for interfacing to a variety of audio, video, and modem
codec functions; an interrupt controller for flexible manage
ment of interrupts from the on-chip peripherals or external
sources; and power management control functions to tailor the
performance and power characteristics of the processor and sys
tem to many application scenarios.
All of the peripherals, except for general-purpose I/O, real-time
clock, and timers, are supported by a flexible DMA structure.
There is also a separate memory DMA channel dedicated to
data transfers between the processor’s various memory spaces,
including external SDRAM and asynchronous memory. Multi
ple on-chip buses running at up to 133 MHz provide enough
bandwidth to keep the processor core running along with activ
ity on all of the on-chip and external peripherals.
The ADSP-BF531/ADSP-BF532/ADSP-BF533 processors
include an on-chip voltage regulator in support of the proces
sor’s dynamic power management capability. The voltage
regulator provides a range of core voltage levels from a single
2.25 V to 3.6 V input. The voltage regulator can be bypassed at
the user’s discretion.
Figure 1 on Page
1). The general-