ISP1504A1ETTM ST-Ericsson Inc, ISP1504A1ETTM Datasheet - Page 53
![no-image](/images/manufacturer_photos/0/6/627/st-ericsson_inc_sml.jpg)
ISP1504A1ETTM
Manufacturer Part Number
ISP1504A1ETTM
Description
IC USB TXRX HS 36-TFBGA
Manufacturer
ST-Ericsson Inc
Type
Transceiverr
Datasheet
1.ISP1504A1ETTM.pdf
(81 pages)
Specifications of ISP1504A1ETTM
Protocol
USB 2.0
Voltage - Supply
3 V ~ 4.5 V
Mounting Type
Surface Mount
Package / Case
36-TFBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Drivers/receivers
-
Other names
ISP1504A1ET-T
ISP1504A1ET-T
ISP1504A1ET-T
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
ISP1504A1ETTM
Manufacturer:
ST-Ericsson Inc
Quantity:
10 000
NXP Semiconductors
Table 32.
Table 33.
Table 34.
ISP1504A1_ISP1504C1_1
Product data sheet
Bit
7 to 5 -
4
3
2
1
0
Bit
Symbol
Reset
Access
Bit
7 to 5 -
4
3
2
1
0
Symbol
ID_GND_R
SESS_END_R
SESS_VALID_R Session Valid Rise: Enables interrupts and RXCMDs for logic 0 to logic 1 transitions on
VBUS_VALID_R V
HOST_DISCON
_R
Symbol
ID_GND_F
SESS_END_F
SESS_VALID_F
VBUS_VALID_F
HOST_DISCON
_F
USB Interrupt Enable Rising Edge register (address R = 0Dh to 0Fh, W = 0Dh, S = 0Eh, C = 0Fh) bit
description
USB Interrupt Enable Falling Edge register (address R = 10h to 12h, W = 10h, S = 11h, C = 12h) bit
allocation
USB Interrupt Enable Falling Edge register (address R = 10h to 12h, W = 10h, S = 11h, C = 12h) bit
description
10.1.6 USB Interrupt Enable Falling Edge register
10.1.7 USB Interrupt Status register
R/W/S/C
7
0
The bits in this register enable interrupts and RXCMDs to be sent when the corresponding
bits in the USB Interrupt Status register change from logic 1 to logic 0. By default, all
transitions are enabled. See
This register (see
Description
reserved
ID Ground Rise: Enables interrupts and RXCMDs for logic 0 to logic 1 transitions on ID_GND.
Session End Rise: Enables interrupts and RXCMDs for logic 0 to logic 1 transitions on
SESS_END.
SESS_VLD.
A_VBUS_VLD.
Host Disconnect Rise: Enables interrupts and RXCMDs for logic 0 to logic 1 transitions on
HOST_DISCON.
Description
reserved
ID Ground Fall: Enables interrupts and RXCMDs for logic 1 to logic 0 transitions on ID_GND.
Session End Fall: Enables interrupts and RXCMDs for logic 1 to logic 0 transitions on
SESS_END.
Session Valid Fall: Enables interrupts and RXCMDs for logic 1 to logic 0 transitions on
SESS_VLD.
V
A_VBUS_VLD.
Host Disconnect Fall: Enables interrupts and RXCMDs for logic 1 to logic 0 transitions on
HOST_DISCON.
BUS
BUS
reserved
R/W/S/C
Valid Rise: Enables interrupts and RXCMDs for logic 0 to logic 1 transitions on
Valid Fall: Enables interrupts and RXCMDs for logic 1 to logic 0 transitions on
6
0
R/W/S/C
Table
5
0
Rev. 01 — 6 August 2007
35) indicates the current value of the interrupt source signal.
ID_GND_F
Table
R/W/S/C
4
1
33.
ISP1504A1; ISP1504C1
R/W/S/C
SESS_
END_F
3
1
VALID_F
R/W/S/C
SESS_
ULPI HS USB OTG transceiver
2
1
VALID_F
R/W/S/C
VBUS_
1
1
© NXP B.V. 2007. All rights reserved.
DISCON_F
R/W/S/C
HOST_
0
1
52 of 80