LTC4278CDKD#PBF Linear Technology, LTC4278CDKD#PBF Datasheet - Page 25

IC PD IEEE 802.3AT 25.5W 32-DFN

LTC4278CDKD#PBF

Manufacturer Part Number
LTC4278CDKD#PBF
Description
IC PD IEEE 802.3AT 25.5W 32-DFN
Manufacturer
Linear Technology
Datasheet

Specifications of LTC4278CDKD#PBF

Controller Type
Powered Device Interface Controller (PD)
Interface
IEEE 802.3af
Voltage - Supply
4.5 V ~ 20 V
Current - Supply
6.4mA
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
32-DFN
Input Voltage
60V
Supply Current
1.35mA
Digital Ic Case Style
DFN
No. Of Pins
32
Duty Cycle (%)
88%
Frequency
100kHz
Operating Temperature Range
°C To +70°C
Msl
MSL 1 - Unlimited
Rohs Compliant
Yes
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
LTC4278CDKD#PBFLTC4278CDKD
Manufacturer:
LT
Quantity:
10 000
Company:
Part Number:
LTC4278CDKD#PBF
Manufacturer:
Clare
Quantity:
328
Company:
Part Number:
LTC4278CDKD#PBF/ID
Manufacturer:
LT
Quantity:
5 000
Company:
Part Number:
LTC4278CDKD#PBFLTC4278CDKD#TRPBF
Manufacturer:
LT/凌特
Quantity:
20 000
Company:
Part Number:
LTC4278CDKD#PBFLTC4278CDKD-2#PBF/I
Manufacturer:
LT
Quantity:
193
APPLICATIONS INFORMATION
Assuming relatively fi xed power supply effi ciency, Eff,
power balance gives:
Average primary-side current is expressed in terms of
output current as follows:
So, the effective change in V
where:
K1 = dimensionless variable related to V
effi ciency, as previously explained
R
SENSE
P
V
R1
R2
where:
thus:
OUT
OUT
I
K1=
ΔV
COMP I
16
FB
IN
ΔV
ΔI
LOAD
= external sense resistor
OUT
= K I
= Eff • P
• I
OUT
OUT
V
Q3
OUT
22
Figure 11. Load Compensation Diagram
V
IN
1•
OUT
=K1•
=K1•
R
OUT
Eff
CMP
= Eff • V
Q1 Q2
IN
R
R
R
SENSE
R
CMP
SENSE
CMP
A1
IN
V
FB
+
• I
• R1• N
IN
• R1• N
OUT
21
target is:
SF
C
R
SF
CMP
CMPF
50k
• ΔI
SENSE
OUT
20
V
FLBK
V
IN
+
IN
, V
MP
R
4278 F11
SENSE
OUT
and
Nominal output impedance cancellation is obtained by
equating this expression with R
Solving for R
The practical aspects of applying this equation to determine
an appropriate value for the R
subsequently in the Applications Information section.
Transformer Design
Transformer design/specifi cation is the most critical part
of a successful application of the LTC4278. The following
sections provide basic information about designing the
transformer and potential tradeoffs. If you need help, the
LTC Applications group is available to assist in the choice
and/or design of the transformer.
Turns Ratios
The design of the transformer starts with determining
duty cycle (DC). DC impacts the current and voltage stress
on the power switches, input and output capacitor RMS
currents and transformer utilization (size vs power). The
ideal turns ratio is:
Avoid extreme duty cycles, as they generally increase cur-
rent stresses. A reasonable target for duty cycle is 50%
at nominal input voltage.
For instance, if we wanted a 48V to 5V converter at 50%
DC then:
In general, better performance is obtained with a lower
turns ratio. A DC of 45.5% yields a 1:8 ratio.
K
R
N
N
1
CMP
IDEAL
IDEAL
R
R
SENSE
=
CMP
=
=
K
48
V
1
5
V
CMP
OUT
IN
R
R N
ESR R
SENSE
1 0 5
gives:
1
0 5
1
.
DC
+
.
SF
DC
=
(
DS ON
=
1
9 6
ESR R
(
1
.
DC
CMP
)
1
)
S(OUT)
+
R N
DC
resistor are discussed
DS ON
1
(
:
LTC4278
SF
)
25
4278fa

Related parts for LTC4278CDKD#PBF