IDTSTAC9752XXTAEB2XR IDT, Integrated Device Technology Inc, IDTSTAC9752XXTAEB2XR Datasheet - Page 66

no-image

IDTSTAC9752XXTAEB2XR

Manufacturer Part Number
IDTSTAC9752XXTAEB2XR
Description
IC CODEC AC'97 MIC/JACK 48-QFP
Manufacturer
IDT, Integrated Device Technology Inc
Type
Audio Codec '97r
Datasheet

Specifications of IDTSTAC9752XXTAEB2XR

Resolution (bits)
20 b
Number Of Adcs / Dacs
2 / 2
Sigma Delta
Yes
Voltage - Supply, Analog
3.14 V ~ 3.47 V; 4.75 V ~ 5.25 V
Voltage - Supply, Digital
3.14 V ~ 3.47 V
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
48-QFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
STAC9752XXTAEB2XR

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
IDTSTAC9752XXTAEB2XR
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
IDT™
TWO-CHANNEL, 20-BIT, AC’97 2.3 CODECS WITH HEADPHONE DRIVE, SPDIF OUTPUT MICROPHONE & JACK SENSING
STAC9752/9753
TWO-CHANNEL, 20-BIT, AC’97 2.3 CODECS WITH HEADPHONE DRIVE, SPDIF OUTPUT MICROPHONE & JACK SENSING
8.2.5.
8.2.6.
8.2.7.
Bit(s)
Bit(s)
Bit(s)
15:2
15:2
15:2
1
0
1
0
1
0
D15
D15
D15
D7
D7
D7
GPIO Pin Configuration Register (4Ch)
Default: 0003h
GPIO Pin Polarity/Type Register (4Eh)
Default: FFFFh
GPIO Pin Sticky Register (50h)
Default: 0000h
Read / Write
Read / Write
Read / Write
Read / Write
Read / Write
Read / Write
Read Only
Read Only
Read Only
Access
Access
Access
D14
D14
D14
D6
D6
D6
Reset Value
Reset Value
Reset Value
0
1
1
0
0
0
0
1
1
D13
D13
D13
D5
D5
D5
RESERVED
RESERVED
RESERVED
RESERVED
RESERVED
RESERVED
Name
Name
GP1
GP0
GS1
GS0
Name
GC1
GC0
D12
D12
D12
66
D4
D4
D4
RESERVED
RESERVED
RESERVED
Bit not used, should read back 0
0 = GPIO1 Input Polarity Inverted, CMOS output drive.
1 = GPIO1 Input Polarity Non-inverted, Open-Drain output
drive.
0 = GPIO0 Input Polarity Inverted, CMOS output drive.
1 = GPIO0 Input Polarity Non-inverted, Open-Drain output
drive.
Bit not used, should read back 0
0 = GPIO1 Non Sticky configuration.
1 = GPIO1 Sticky configuration.
0 = GPIO0 Non Sticky configuration.
1 = GPIO0 Sticky configuration.
Bit not used, should read back 0
0 = GPIO1 configured as output
1 = GPIO1 configured as input
0 = GPIO0 configured as output
1 = GPIO0 configured as input
D11
D11
D11
D3
D3
D3
STAC9752/9753
D10
D10
D10
D2
D2
D2
Description
Description
Description
(GPIO1)
(GPIO1)
(GPIO1)
GC1
GP1
GS1
D9
D1
D9
D1
D9
D1
REV 3.3 1206
(GPIO0)
(GPIO0)
(GPIO0)
GC0
GP0
GS0
D8
D0
D8
D0
D8
D0

Related parts for IDTSTAC9752XXTAEB2XR