EP1S20F780C7 Altera, EP1S20F780C7 Datasheet - Page 153

IC STRATIX FPGA 20K LE 780-FBGA

EP1S20F780C7

Manufacturer Part Number
EP1S20F780C7
Description
IC STRATIX FPGA 20K LE 780-FBGA
Manufacturer
Altera
Series
Stratix®r
Datasheet

Specifications of EP1S20F780C7

Number Of Logic Elements/cells
18460
Number Of Labs/clbs
1846
Total Ram Bits
1669248
Number Of I /o
586
Voltage - Supply
1.425 V ~ 1.575 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
780-FBGA
Family Name
Stratix
Number Of Logic Blocks/elements
18460
# I/os (max)
586
Frequency (max)
420.17MHz
Process Technology
0.13um (CMOS)
Operating Supply Voltage (typ)
1.5V
Logic Cells
18460
Ram Bits
1669248
Operating Supply Voltage (min)
1.425V
Operating Supply Voltage (max)
1.575V
Operating Temp Range
0C to 85C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
780
Package Type
FC-FBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Gates
-
Lead Free Status / Rohs Status
Not Compliant
Other names
544-1116

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP1S20F780C7
Manufacturer:
ALTERA
Quantity:
1 238
Part Number:
EP1S20F780C7
Manufacturer:
ALTERA
Quantity:
453
Part Number:
EP1S20F780C7
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP1S20F780C7
Manufacturer:
ALTERA
0
Part Number:
EP1S20F780C7
Manufacturer:
ALTERA
Quantity:
200
Part Number:
EP1S20F780C7L
Manufacturer:
NXP
Quantity:
1 448
Part Number:
EP1S20F780C7L
Manufacturer:
ALTERA
0
Part Number:
EP1S20F780C7N
Manufacturer:
ALTERA
Quantity:
3 000
Part Number:
EP1S20F780C7N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP1S20F780C7N
Manufacturer:
ALTERA
0
Part Number:
EP1S20F780C7N
Manufacturer:
ALTERA
Quantity:
200
Part Number:
EP1S20F780C7N
0
Figure 2–75. Fast PLL & Channel Layout in the EP1S30 to EP1S80 Devices
Notes to
(1)
(2)
(3)
Altera Corporation
July 2005
Wire-bond packages support up to 624 Mbps.
See
There is a multiplexer here to select the PLL clock source. If a PLL uses this multiplexer to clock channels outside of
its bank quadrant, those clocked channels support up to 840 Mbps for “high” speed channels and 462 Mbps for
“low” speed channels as labeled in the device pin-outs at www.altera.com.
FPLL7CLK
Transmitter
Transmitter
Transmitter
Transmitter
FPLL8CLK
Table 2–38
Figure
Receiver
Receiver
Receiver
Receiver
CLKIN
CLKIN
2–75:
through
PLL 7
PLL 1
PLL 2
PLL 8
Fast
Fast
Fast
Fast
2–41
for the number of channels each device supports.
(3)
Channels in 20 Rows (2)
Channels in 20 Rows (2)
Channels in 20 Rows (2)
Channels in 20 Rows (2)
Up to 20 Receiver and
Up to 20 Receiver and
Up to 20 Receiver and
Up to 20 Receiver and
20 Transmitter
20 Transmitter
20 Transmitter
20 Transmitter
(3)
Stratix Device Handbook, Volume 1
Note (1)
PLL 10
PLL 4
PLL 3
PLL 9
Fast
Fast
Fast
Fast
Stratix Architecture
FPLL10CLK
Transmitter
Receiver
Transmitter
Receiver
CLKIN
CLKIN
Transmitter
Receiver
Transmitter
Receiver
FPLL9CLK
2–139

Related parts for EP1S20F780C7