ST72F324BK6TAS STMicroelectronics, ST72F324BK6TAS Datasheet - Page 98

• Manufacturer Part Number: ST72F324BK6TAS
• Description: 8-BIT MCU
• Manufacturer: STMicroelectronics

On-chip peripherals
Note:
10.4.3
98/198
In slave mode, continuous transmission is not possible at maximum frequency due to the
software overhead for clearing status flags and to initiate the next transmission sequence.
General description
Figure 49
registers:
●
●
●
The SPI is connected to external devices through four pins:
●
●
●
●
Figure 48. Serial peripheral interface block diagram
Functional description
A basic example of interconnections between a single master and a single slave is
illustrated in
MOSI
MISO
SCK
SS
SPI Control Register (SPICR)
SPI Control/Status Register (SPICSR)
SPI Data Register (SPIDR)
MISO: Master In / Slave Out data
MOSI: Master Out / Slave In data
SCK: Serial Clock out by SPI masters and input by SPI slaves
SS: Slave select: This input signal acts as a ‘chip select’ to let the SPI master
communicate with slaves individually and to avoid contention on the data lines. Slave
SS inputs can be driven by standard I/O ports on the master MCU.
shows the serial peripheral interface (SPI) block diagram. The SPI has three
SOD
Figure
bit
SPIDR
49.
8-bit Shift Register
Read Buffer
Doc ID13466 Rev 4
Serial clock
generator
Master
control
Data/Address bus
Read
Write
7
SPIF WCOL
SPIE SPE
7
SPR2
OVR
control
state
SPI
Interrupt
request
MODF
MSTR
CPOL
0
ST72324B-Auto
CPHA
SOD
SS
SPICR
SPICSR
SSM
SPR1
1
0
SPR0
SSI
0
0