72T7285L4-4BB IDT, Integrated Device Technology Inc, 72T7285L4-4BB Datasheet - Page 34
![no-image](/images/manufacturer_photos/0/3/324/idt__integrated_device_technology_inc_sml.jpg)
72T7285L4-4BB
Manufacturer Part Number
72T7285L4-4BB
Description
Manufacturer
IDT, Integrated Device Technology Inc
Datasheet
1.72T7285L4-4BB.pdf
(53 pages)
Specifications of 72T7285L4-4BB
Configuration
Dual
Density
1.125Mb
Access Time (max)
3.4ns
Word Size
72b
Organization
16Kx72
Sync/async
Synchronous
Expandable
Yes
Bus Direction
Uni-Directional
Package Type
BGA
Clock Freq (max)
225MHz
Operating Supply Voltage (typ)
2.5V
Operating Supply Voltage (min)
2.375V
Operating Supply Voltage (max)
2.625V
Supply Current
130mA
Operating Temp Range
0C to 70C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
324
Lead Free Status / Rohs Status
Not Compliant
NOTES:
1. t
2. LD = HIGH, OE = LOW, EF = HIGH.
3. WCS = LOW.
NOTES:
1. t
2. LD = HIGH.
3. First data word latency = t
4. RCS is LOW.
Q
D
Q0 - Qn
D0 - Dn
IDT72T7285/72T7295/72T72105/72T72115 2.5V TeraSync™ ™ ™ ™ ™ 72-BIT FIFO
16,384 x 72, 32,768 x 72, 65,536 x 72, 131,072 x 72
WCLK
0
0
WCLK
WCS
RCLK
RCLK
rising edge of the RCLK and the rising edge of the WCLK is less than t
rising edge of WCLK and the rising edge of RCLK is less than t
WEN
SKEW1
WEN
SKEW1
RCS
REN
- D
- Q
REN
FF
EF
OE
n
n
is the minimum time between a rising RCLK edge and a rising WCLK edge to guarantee that FF will go HIGH (after one WCLK cycle pus t
is the minimum time between a rising WCLK edge and a rising RCLK edge to guarantee that EF will go HIGH (after one RCLK cycle plus t
t
ENS
t
t
ENS
ENS
Figure 12. Read Cycle, Output Enable, Empty Flag and First Data Word Latency (IDT Standard Mode)
t
RCSLZ
t
SKEW1
t
t
OLZ
ENH
SKEW1
t
REF
t
A
(1)
t
OE
+ 1*T
t
WCSS
t
ENH
t
SKEW1
t
RCLK
ENS
t
A
t
DS
1
D
(1)
+ t
NO WRITE
Figure 11. Write Cycle and Full Flag Timing (IDT Standard Mode)
0
REF.
NO OPERATION
t
t
DH
ENH
LAST WORD
1
2
t
WFF
SKEW1
t
DS
t
, then EF deassertion may be delayed one extra RCLK cycle.
t
OHZ
t
CLKH
t
SKEW1
DS
ENS
D
, then the FF deassertion may be delayed one extra WCLK cycle.
D
X
1
t
NO OPERATION
WFF
DATA READ
t
34
t
t
ENH
DH
t
WCSH
DH
t
CLK
2
t
CLKL
t
t
CLKH
ENS
t
REF
t
OLZ
t
SKEW1
t
CLK
(1)
t
CLKL
t
t
ENS
ENH
LAST WORD
t
A
1
NO WRITE
t
ENH
COMMERCIAL AND INDUSTRIAL
t
A
2
TEMPERATURE RANGES
NEXT DATA READ
WFF
REF
t
t
ENS
WFF
t
DS
). If the time between the
). If the time between the
D
0
D
X+1
t
REF
t
t
ENH
A
5994 drw16
t
DH
t
5994 drw17
WFF
D
1